## Microchip Technology - PIC16LF721-I/SO Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf721-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0					•				•	•	
00h <sup>(</sup> <b>2</b> )	INDF	Addres	sing this locati	on uses conte	nts of FSR to a	address data n	nemory (not	a physical re	egister)	xxxx xxxx	xxxx xxxx
01h	TMR0				Timer0 module	e Register				xxxx xxxx	uuuu uuuu
02h <sup>(</sup> 2)	PCL			Program C	Counter (PC) L	east Significan	t Byte			0000 0000	0000 0000
03h <sup>(</sup> <b>2</b> )	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(</sup> 2)	FSR			Indirec	t Data Memory	Address Poin	ter			xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
06h	PORTB	RB7	RB6	RB5	RB4	_	_	—	_	xxxx	uuuu
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	uuuu uuuu
08h	_				Unimplem	ented				_	_
09h	_				Unimplem	ented				_	_
0Ah <sup>(</sup> 1 <sup>),(</sup> 2)	PCLATH	_	_	_	Write Buf	fer for the upp	er 5 bits of th	ne Program (	Counter	0 0000	0 0000
0Bh <sup>(</sup> 2 <sup>)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	0000 000x	0000 000x
0Ch	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	_				Unimplem	ented				_	_
0Eh	TMR1L		Holding Re	gister for the L	east Significa	nt Byte of the 1	16-bit TMR1	Register		XXXX XXXX	uuuu uuuu
0Fh	TMR1H		Holding Re	gister for the I	Most Significar	nt Byte of the 1	6-bit TMR1	Register		XXXX XXXX	uuuu uuuu
10h	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	—	T1SYNC	—	TMR10N	0000 -0-0	uuuu -u-u
11h	TMR2				Timer2 module	e Register				0000 0000	0000 0000
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF		Syr	nchronous Sei	rial Port Receiv	/e Buffer/Trans	smit Registe	r		xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L			Capture/0	Compare/PWM	Register Low	Byte			xxxx xxxx	uuuu uuuu
16h	CCPR1H			Capture/C	Compare/PWM	Register High	Byte			xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	DC1	B1	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG			AUS	ART Transmit	Data Register				0000 0000	0000 0000
1Ah	RCREG			AUS	SART Receive	Data Register				0000 0000	0000 0000
1Bh	—				Unimplem	ented				_	_
1Ch	—				Unimplem	ented				_	_
1Dh	—				Unimplem	ented				_	_
1Eh	ADRES				ADC Result	Register				xxxx xxxx	uuuu uuuu
1Fh	ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/ DONE	ADON	00 0000	00 0000

**TABLE 2-2:** SPECIAL FUNCTION REGISTER SUMMARY

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

Accessible only when SSPM<3:0> = 1001. This bit is unimplemented and reads as '1'. 3:

4:

5: See Register 6-2.

Register	Address	Power-on Reset/ Brown-out Reset <sup>(1)</sup>	MCLR Reset/ WDT Reset	Wake-up from Sleep through Interrupt/Time out
W	_	xxxx xxxx	uuuu uuuu	սսսս սսսս
INDF	00h/80h/ 100h/180h	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMR0	01h/101h	xxxx xxxx	uuuu uuuu	սսսս սսսս
PCL	02h/82h/ 102h/182h	0000 0000	0000 0000	PC + 1 <sup>(3)</sup>
STATUS	03h/83h/ 103h/183h	0001 1xxx	000q quuu <sup>(4)</sup>	uuuq quuu <sup>(4)</sup>
FSR	04h/84h/ 104h/184h	XXXX XXXX	uuuu uuuu	սսսս սսսս
PORTA	05h	xx xxxx	xx xxxx	uu uuuu
PORTB	06h	xxxx	xxxx	uuuu
PORTC	07h	xxxx xxxx	XXXX XXXX	uuuu uuuu
PCLATH	0Ah/8Ah/ 10Ah/18Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh/ 10Bh/18Bh	0000 000x	0000 000x	uuuu uuuu <sup>(2)</sup>
PIR1	0Ch	0000 0000	0000 0000	uuuu uuuu <sup>(2)</sup>
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	սսսս սսսս
TMR1H	0Fh	XXXX XXXX	uuuu uuuu	սսսս սսսս
T1CON	10h	0000 -0-0	0000 -0-0	uuuu -u-u
TMR2	11h	0000 0000	0000 0000	սսսս սսսս
T2CON	12h	-000 0000	-000 0000	-uuu uuuu
SSPBUF	13h	xxxx xxxx	XXXX XXXX	uuuu uuuu
SSPCON	14h	0000 0000	0000 0000	սսսս սսսս
CCPR1L	15h	xxxx xxxx	xxxx xxxx	սսսս սսսս
CCPR1H	16h	xxxx xxxx	XXXX XXXX	uuuu uuuu
CCP1CON	17h	00 0000	00 0000	uu uuuu
RCSTA	18h	0000 000x	0000 000x	սսսս սսսս
TXREG	19h	0000 0000	0000 0000	uuuu uuuu
RCREG	1Ah	0000 0000	0000 0000	uuuu uuuu
ADRES	1Eh	xxxx xxxx	uuuu uuuu	սսսս սսսս
ADCON0	1Fh	00 0000	00 0000	uu uuuu
OPTION_REG	81h/181h	1111 1111	1111 1111	սսսս սսսս
TRISA	85h	11 -111	11 -111	uu -uuu
TRISB	86h	1111	1111	uuuu
TRISC	87h	1111 1111	1111 1111	սսսս սսսս
PIE1	8Ch	0000 0000	0000 0000	սսսս սսսս
PCON	8Eh	dd	(1,5)	
T1GCON	8Fh	0000 0x00	uuuu uxuu	uuuu uxuu
OSCCON	90h	10 qq	10 qq	uu qq
OSCTUNE	91h	00 0000	uu uuuu	uu uuuu
PR2	92h	1111 1111	1111 1111	<u>uuuu</u> uuuu

TABLE 3-6: INITIALIZATION CONDITION FOR REGISTERS

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 3-8 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

Register	Address	Power-on Reset/ Brown-out Reset <sup>(1)</sup>	MCLR Reset/ WDT Reset	Wake-up from Sleep through Interrupt/Time out	
SSPADD	93h	0000 0000	0000 0000	uuuu uuuu	
SSPMSK	93h	1111 1111	1111 1111	uuuu uuuu	
SSPSTAT	94h	0000 0000	0000 0000	uuuu uuuu	
WPUB	115h	1111	1111	uuuu	
WPUA	95h	11 1111	11 1111	uu uuuu	
IOCB	116h	0000	0000	uuuu	
IOCA	96h	00 0000	00 0000	uu uuuu	
TXSTA	98h	0000 -010	0000 -010	uuuu -uuu	
SPBRG	99h	0000 0000	0000 0000	uuuu uuuu	
FVRCON	9Dh	q00000	q00000	uuuuuu	
ADCON1	9Fh	-000	-000	-uuu	
PMDATL	10Ch	XXXX XXXX	XXXX XXXX	uuuu uuuu	
PMADRL	10Dh	0000 0000	0000 0000	uuuu uuuu	
PMDATH	10Eh	xx xxxx	xx xxxx	uu uuuu	
PMADRH	10Fh	0 0000	0 0000	u uuuu	
ANSELA	185h	1 -111	1 -111	u -uuu	
ANSELB	186h	11	11	uu	
ANSELC	187h	11 1111	11 1111	uu uuuu	
PMCON1	18Ch	1000 -000	1000 -000	1000 -000	

#### TABLE 3-6: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

 $\label{eq:logend:loge$ 

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 3-8 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

#### 4.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the **Section 19.0** "**Power-Down Mode (Sleep)**" for more details.

#### 4.4 INT Pin

The external interrupt, INT pin, causes an asynchronous, edge-triggered interrupt. The INTEDG bit of the OPTION\_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector. This interrupt is disabled by clearing the INTE bit of the INTCON register.

#### 4.5 Context Saving

When an interrupt occurs, only the return PC value is saved to the stack. If the ISR modifies or uses an instruction that modifies key registers, their values must be saved at the beginning of the ISR and restored when the ISR completes. This prevents instructions following the ISR from using invalid data. Examples of key registers include the W, STATUS, FSR and PCLATH registers.

Note: The microcontroller does not normally require saving the PCLATH register. However, if computed GOTOS are used, the PCLATH register must be saved at the beginning of the ISR and restored when the ISR is complete to ensure correct program flow.

The code shown in Example 4-1 can be used to do the following.

- Save the W register
- Save the STATUS register
- Save the PCLATH register
- Execute the ISR program
- Restore the PCLATH register
- Restore the STATUS register
- · Restore the W register

Since most instructions modify the W register, it must be saved immediately upon entering the ISR. The SWAPF instruction is used when saving and restoring the W and STATUS registers because it will not affect any bits in the STATUS register. It is useful to place W\_TEMP in shared memory because the ISR cannot predict which bank will be selected when the interrupt occurs.

The processor will branch to the interrupt vector by loading the PC with 0004h. The PCLATH register will remain unchanged. This requires the ISR to ensure that the PCLATH register is set properly before using an instruction that causes PCLATH to be loaded into the PC. See **Section 2.3 "PCL and PCLATH"** for details on PC operation.

EXAMPLE 4-1: SAVING W, STATUS AND PCLATH REGISTERS IN RAM

MOVWFW_TEMP SWAPFSTATUS,W		;Copy W to W_TEMP register ;Swap status to be saved into W
SWAPP SIAIUS,	W	-
	~	;Swaps are used because they do not affect the status bits
BANKSELSTATU	S_TEMP	;Select regardless of current bank
MOVWFSTATUS_	TEMP	;Copy status to bank zero STATUS_TEMP register
MOVF PCLA	TH,W	;Copy PCLATH to W register
MOVWF PCLA	TH_TEMP	;Copy W register to PCLATH_TEMP
:		
:(ISR)		;Insert user code here
:		
BANKSELSTATU	S_TEMP	;Select regardless of current bank
MOVF PCLA	TH_TEMP,W	i
MOVWF PCLA	TH	;Restore PCLATH
SWAPF STATUS_	TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWFSTATUS		;Move W into STATUS register
SWAPFW_TEMP,	F	;Swap W_TEMP
SWAPFW_TEMP,	W	;Swap W_TEMP into W

#### REGISTER 6-1: PORTA: PORTA REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
_	—	RA5	RA4	RA3 <sup>(1)</sup>	RA2	RA1	RA0		
bit 7	·	•					bit (		
Legend:									
R = Readable bit	t	W = Writable bi	t	U = Unimplemented bit, read as '0'					
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is clear	'0' = Bit is cleared		wn		
bit 7-6	Unimplemente	d: Read as '0'							
bit 5-0	RA<5:0>: POR	TA I/O Pin bit							
	1 = Port pin is >								
	0 = Port pin is <	< VIL							

## REGISTER 6-2: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	U-1	R/W-1	R/W-1	R/W-1
—		TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>TRISA&lt;5:4&gt;:</b> PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	Unimplemented: Read as '1'
bit 2-0	<b>TRISA&lt;2:0&gt;:</b> PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated)

**Note 1:** TRISA<3> is unimplemented and read as 1.

#### REGISTER 6-3: WPUA: WEAK PULL-UP PORTA REGISTER

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	WPUA5	WPUA4	WPUA3 <sup>(2)</sup>	WPUA2	WPUA1	WPUA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'


bit 5-0 WPUA<5:0>: Weak Pull-up PORTA Control bits

- 1 = Weak pull-up enabled<sup>(1)</sup>
  - 0 = Weak pull-up disabled

**Note 1:** Enabling weak pull-ups also requires that the RABPU bit of the OPTION\_REG register be cleared.

2: If MCLREN = 1, WPUA3 is always enabled.

#### FIGURE 6-3: BLOCK DIAGRAM OF RA2



## 7.2 Clock Source Modes

Clock source modes can be classified as external or internal.

- Internal clock source (INTOSC) is contained within the oscillator module and derived from a 500 kHz high-precision oscillator. The oscillator module has eight selectable output frequencies, with a maximum internal frequency of 16 MHz.
- The External Clock mode (EC) relies on an external signal for the clock source.

The system clock can be selected between external or internal clock sources via the FOSC bits of the Configuration Word 1.

## 7.3 Internal Clock Modes

The oscillator module has eight output frequencies derived from a 500 kHz high-precision oscillator. The IRCF bits of the OSCCON register select the postscaler applied to the clock source dividing the frequency by 1, 2, 4 or 8. Setting the PLLEN bit of the Configuration Word 1 locks the internal clock source to 16 MHz before the postscaler is selected by the IRCF bits. The PLLEN bit must be set or cleared at the time of programming; therefore, only the upper or low four clock source frequencies are selectable in software.

The internal oscillator block has one internal oscillator and a dedicated Phase-Locked Loop that are used to generate two internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 500 kHz (MFINTOSC). Both can be useradjusted via software using the OSCTUNE register (Register 7-2).

#### 7.3.1 INTOSC AND INTOSCIO MODES

The INTOSC and INTOSCIO modes configure the internal oscillators as system clock source when the device is programmed using the oscillator selection or the FOSC<1:0> bits in the CONFIG1 register. See **Section 8.0** "**Device Configuration**" for more information.

In INTOSC mode, CLKIN is available for general purpose I/O. CLKOUT outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, Calibration, test or other application requirements.

In INTOSCIO mode, CLKIN and CLKOUT are available for general purpose I/O.

## 7.3.2 FREQUENCY SELECT BITS (IRCF)

The output of the 500 kHz MFINTOSC and 16 MHz HFINTOSC, with Phase-Locked Loop enabled, connect to a postscaler and multiplexer (see Figure 7-1). The Internal Oscillator Frequency Select bits (IRCF) of the OSCCON register select the frequency output of the internal oscillator. Depending upon the PLLEN bit, one of four frequencies of two frequency sets can be selected via software:

If PLLEN = 1, HFINTOSC frequency selection is as follows:

- 16 MHz
- 8 MHz (default after Reset)
- 4 MHz
- 2 MHz

If PLLEN = 0, MFINTOSC frequency selection is as follows:

- 500 kHz
- 250 kHz (default after Reset)
- 125 kHz
- 62.5 kHz

Note: Following any Reset, the IRCF<1:0> bits of the OSCCON register are set to '10' and the frequency selection is set to 8 MHz or 250 kHz. The user can modify the IRCF bits to select a different frequency.

There is no start-up delay before a new frequency selected in the IRCF bits takes effect. This is because the old and new frequencies are derived from INTOSC via the postscaler and multiplexer.

Start-up delay specifications are located in the Table 23-2 in Section 23.0 "Electrical Specifications".

#### 7.3.3 INTERNAL OSCILLATOR STATUS BITS

The internal oscillator (500 kHz) is a factory-calibrated internal clock source. The frequency can be altered via software using the OSCTUNE register (Register 7-2).

The Internal Oscillator Status Locked bit (ICSL) of the OSCCON register indicates when the internal oscillator is running within 2% of its final value.

The Internal Oscillator Status Stable bit (ICSS) of the OSCCON register indicates when the internal oscillator is running within 0.5% of its final value.

R-q	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0					
FVRRDY	FVREN	TSEN	TSRNG		_	ADFVR1	ADFVR0					
bit 7	·	•					bit 0					
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'						
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown					
q = Value de	epends on condit	ion										
		-										
bit 7		Fixed Voltage I										
		<ul> <li>0 = Fixed Voltage Reference output is not active or stable</li> <li>1 = Fixed Voltage Reference output is ready for use</li> </ul>										
bit 6		FVREN: Fixed Voltage Reference Enable bit										
on o		0 = Fixed Voltage Reference is disabled										
		1 = Fixed Voltage Reference is enabled										
bit 5	<b>TSEN:</b> Temperature Indicator Enable bit <sup>(3)</sup>											
		<ul> <li>0 = Temperature indicator is disabled</li> <li>1 = Temperature indicator is enabled</li> </ul>										
<b>b</b> :4	•			1								
bit 4	<b>TSRNG:</b> Temperature Indicator Range Selection bit <sup>(3)</sup> 1 = VOUT = VDD - 4VT (High Range)											
		0 = VOUT = VDD - 2VT (Low Range)										
bit 3-2	Unimplemer	nted: Read as	0'									
bit 1-0	ADFVR<1:0:	>: A/D Convert	er Fixed Voltag	ge Reference S	election bits							
		00 = A/D Converter Fixed Voltage Reference Peripheral output is off										
		<ul> <li>01 = A/D Converter Fixed Voltage Reference Peripheral output is 1x (1.024V)</li> <li>10 = A/D Converter Fixed Voltage Reference Peripheral output is 2x (2.048V)<sup>(2)</sup></li> </ul>										
				nce Peripheral								
Note 1: F	VRRDY is alway				·							
	ixed Voltage Ref											
	Section 11 0	-			ional informat	ion						

## REGISTER 10-1: FVRCON: FIXED VOLTAGE REFERENCE REGISTER

3: See Section 11.0 "Temperature Indicator Module" for additional information.

TABLE 10-2: SUMMARY OF ASSOCIATED FIXED VOLTAGE REFERENCE REGISTER
--

Nam	e	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVRC	ON	FVRRDY	FVREN	TSEN	TSRNG			ADFVR1	ADFVR0	81

**Legend:** x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for Fixed Voltage Reference.

FIGURE 13-6:	TIMER1 GATE SINGLE-	PULSE AND TOGGLE COMBINED MODE
TMR1GE		
T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE	Set by software Counting enabled or rising edge of T1G	Cleared by hardware on falling edge of T1GVAL
T1G_IN		
т1СКІ		
T1GVAL	[	
TIMER1	N	$\begin{array}{ c c c c c c } \hline \hline N+1 & \hline N+2 & \hline N+3 & \hline N+4 & \hline \hline \end{array}$
TMR1GIF	- Cleared by software	Set by hardware on Cleared by falling edge of T1GVAL Cleared by software

#### 16.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero, then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full-bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always '1'. If the data recovery circuit samples a '0' in the Stop bit position, then a framing error is set for this character, otherwise the framing error is cleared for this character. Refer to Section 16.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the AUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional
	characters will be received until the overrun
	condition is cleared. Refer to
	Section 16.1.2.5 "Receive Overrun
	Error" for more information on overrun
	errors.

#### 16.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the AUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE interrupt enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit of the PIR1 register will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

#### 16.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the AUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

#### 16.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by setting the AUSART by clearing the SPEN bit of the RCSTA register.

#### 16.1.2.6 Receiving 9-bit Characters

The AUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set, the AUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

#### REGISTER 17-5: SSPMSK: SSP MASK REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0
bit 7 bit 0						bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7-1 **MSK<7:1>:** Mask bits

- 0 = The received address bit n is not used to detect I<sup>2</sup>C address match
- bit 0 MSK<0>: Mask bit for I<sup>2</sup>C Slave Mode, 10-bit Address
  - $I^2C$  Slave mode, 10-bit Address (SSPM<3:0> = 0111):
    - 1 = The received address bit '0' is compared to SSPADD<0> to detect  $I^2C$  address match
    - 0 = The received address bit '0' is not used to detect I<sup>2</sup>C address match
    - All other SSP modes: this bit has no effect.

## REGISTER 17-6: SSPADD: SSP I<sup>2</sup>C ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADD<7:0>: Address bits

Received address

## TABLE 17-3: REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION

37
00
39
38
131
150
148
150
137
52

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in I<sup>2</sup>C mode.

**Note 1:** Maintain these bits clear in  $I^2C$  mode.

**2:** Accessible only when SSPM<3:0 > = 1001.

## 18.5 Writing to Flash Program Memory

A word of the Flash program memory may only be written to if the word is in an unprotected segment of memory.

Flash program memory may only be written to if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of the Configuration Word Register 2. Flash program memory must be written in 32-word rows. See Figure 18-2 for more details. A row consists of 32 words with sequential addresses, with a lower boundary defined by an address, where PMADR<4:0>= 00000. All row writes to program memory are done as 32-word erase and one to 32-word write operations. The write operation is edge-aligned. Crossing boundaries is not recommended, as the operation will only affect the new boundary, wrapping the data values at the same time. Once the write control bit is set, the Program Memory (PM) controller will immediately write the data. Program execution is stalled while the write is in progress.

To erase a program memory row, the address of the row to erase must be loaded into the PMADRH:PMADRL register pair. A row consists of 32 words so, when selecting a row, PMADR<4:0> are ignored. After the Address has been set up, then the following sequence of events must be executed:

- 1. Set the WREN and FREE control bits of the PMCON1 register.
- 2. Write 55h, then AAh, to PMCON2 (Flash programming sequence).
- 3. Set the WR control bit of the PMCON1 register.

To write program data, it must first be loaded into the buffer latches (see Figure 18-2). This is accomplished by first writing the destination address to PMADRL and PMADRH and then writing the data to PMDATA and PMDATH. After the address and data have been set up, then the following sequence of events must be executed:

- 1. Set the WREN control bit of the PMCON1 register.
- 2. Write 55h, then AAh, to PMCON2 (Flash programming sequence).
- 3. Set the WR control bit of the PMCON1 register.

All 32 buffer register locations should be written to with correct data. If less than 32 words are being written to in the block of 32 words, then a read from the program memory location(s) not being written to must be performed. This takes the data from the program location(s) not being written and loads it into the PMDATL and PMDATH registers. Then, the sequence of events to transfer data to the buffer registers must be executed. When the LWLO bit is '1', the write sequence will only load the buffer register and will not actually initiate the write to program Flash:

- 1. Set the WREN and LWLO bits of the PMCON1 register.
- 2. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 3. Set control bit WR of the PMCON1 register to begin the write operation.

Note: Self-write execution to Flash memory cannot be done while running in low power PFM and Voltage Regulator modes. Therefore, executing a self-write will put the PFM and voltage regulator into High Power mode for the duration of the sequence.

To transfer data from the buffer registers to the program memory, the last word to be written should be written to the PMDATH:PMDATL register pair. Then, the following sequence of events must be executed:

- 1. Clear the LWLO bit of the PMCON1 Register.
- 2. Write 55h, then AAh, to PMCON2 (Flash programming sequence).
- 3. Set control bit WR of the PMCON1 register to begin the write operation.
- 4. Two  ${\tt NOP}$  instructions must follow the setting of the WR bit.

This is necessary to provide time for the address and to be provided to the Program Flash Memory to be put in the write latches.

Note:	An ICD break that occurs during the 55h -
	AAh – Set WR bit sequence will interrupt
	the timing of the sequence and prevent
	the unlock sequence from occurring. In
	this case, no write will be initiated, as
	there was no operation to complete.

No automatic erase occurs upon the initiation of the write; if the program Flash needs to be erased before writing, the row (32 words) must be previously erased.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase/write operation.

The user must place two NOP instructions after the WR bit is set. These two instructions will also be forced in hardware to NOP, but if an ICD break occurs at this point, the forcing to NOP will be lost.

x = Bit is unknown

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
PMA7	PMA6	PMA5	PMA4	PMA3	PMA2	PMA1	PMA0
bit 7						•	bit 0
Legend:							
R = Readable	W = Writable	bit	U = Unimpler	nented bit, read	as '0'		

'0' = Bit is cleared

#### REGISTER 18-5: PMADRL: PROGRAM MEMORY ADDRESS LOW REGISTER

bit 7-0 PMA<7:0>: Program Memory Read Address bits

'1' = Bit is set

-n = Value at POR

#### TABLE 18-1: SUMMARY OF REGISTERS ASSOCIATED WITH PROGRAM MEMORY READ

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PMCON1	—	CFGS	LWLO	FREE	—	WREN	WR	RD	155
PMCON2	Program Memory Control Register 2 (not a physical register)								
PMADRH	—	_	— Program Memory Read Address Register High Byte						
PMADRL	Program Memory Read Address Register Low Byte								157
PMDATH	—	_	Pi	156					
PMDATL	Program Memory Read Data Register Low Byte								

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the program memory read.

#### TABLE 23-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param. No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units	Conditions
CC01*	TccL	CCP Input Low Time	No Prescaler	0.5Tcy + 20		—	ns	
			With Prescaler	20	_	_	ns	
CC02*	TccH	CCP Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns	
			With Prescaler	20		_	ns	
CC03*	TccP	CCP Input Period		<u>3Tcy + 40</u> N	_	—	ns	N = prescale value (1, 4 or 16)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 23-7: PIC16F720/721 A/D CONVERTER (ADC) CHARACTERISTICS

Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C								
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
AD01	NR	Resolution	—	—	8	bit		
AD02	EIL	Integral Error	—	—	±1.7	LSb	VDD = 3.0V	
AD03	Edl	Differential Error	—		±1	LSb	No missing codes VDD = 3.0V	
AD07	Egn	Gain Error		—	±1.5	LSb	VDD = 3.0V	
AD07	VAIN	Full-Scale Range	Vss	_	Vdd	V		
AD08*	ZAIN	Recommended Impedance of Analog Voltage Source		_	10	kΩ		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
100*	Тнідн	Clock high time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy	—		
101*	TLOW	Clock low time	100 kHz mode	4.7	-	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	-	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy	—		
102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
103*	TF	SDA and SCL fall	100 kHz mode	—	250	ns	
		time	400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
90*	TSU:STA	Start condition	100 kHz mode	4.7	—	μS	Only relevant for
		setup time	400 kHz mode	0.6	—	μS	Repeated Start condition
91*	THD:STA	Start condition hold	100 kHz mode	4.0	—	μS	After this period the first
		time	400 kHz mode	0.6	—	μS	clock pulse is generated
106*	THD:DAT	Data input hold	100 kHz mode	0		ns	
		time	400 kHz mode	0	0.9	μS	
107*	TSU:DAT	Data input setup	100 kHz mode	250		ns	(Note 2)
		time	400 kHz mode	100	—	ns	
92*	TSU:STO	Stop condition	100 kHz mode	4.7	—	μS	-
		setup time	400 kHz mode	0.6	—	μS	
109*	ΤΑΑ	Output valid from	100 kHz mode		3500	ns	(Note 1)
	<u> </u>	clock	400 kHz mode	—	<u> </u>	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7		μS	Time the bus must be free before a new transmis-
			400 kHz mode	1.3		μS	sion can start
	Св	Bus capacitive loadi	—	400	pF		

## TABLE 23-13: I<sup>2</sup>C BUS DATA REQUIREMENTS

\* These parameters are characterized but not tested.


**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

**2:** A Fast mode (400 kHz)  $I^2C$  bus device can be used in a Standard mode (100 kHz)  $I^2C$  bus system, but the requirement TsU:DAT  $\ge$  250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode  $I^2C$  bus specification), before the SCL line is released.



#### FIGURE 24-5: PIC16F720/721 MAX. IDD vs. Fosc OVER VDD, MFINTOSC









FIGURE 24-22: TTL INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE







NOTES:

### 25.1 Package Marking Information

20-Lead SOIC (7.50 mm)



20-Lead SSOP (5.30 mm)



Example

Leg	end:	XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Not	b	e carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

## APPENDIX A: DATA SHEET REVISION HISTORY

## **Revision A (September 2010)**

Original release of this document.

## **Revision B (March 2011)**

Updated the Electrical Specifications section.

## **Revision C (September 2011)**

Reviewed title; Updated Table 1 and Table 1-1; Reviewed the Memory Organization section; Updated Section 3.6, Figures 3-4 and 3-5, Register 4-1 and Figure 4-2; Updated Registers 8-1 and 8-2; Reviewed the Oscillator Module section; Updated Table 10-1, Figures 11-1, 12-1 and Register 18-1; Updated the Summary of Registers Tables; Updated the Electrical Specifications section; Updated the DC and AC Characteristics Graphs and Charts section; Updated the Product Identification System section.

## **Revision D (February 2013)**

Updated Table 1-1, Table 15-4 and Table 16-5; Updated the Electrical Specifications section; Updated the DC and AC Characteristics Graphs and Charts section; Other minor corrections.

## **Revision E (August 2013)**

Deleted Example 18-2; Revised Table 23-7.

## **Revision F (December 2015)**

Updated Table 2-1 and Table 23-7; Updated Register 7-1; Added 7.3.3 Section; Other corrections.

## APPENDIX B: MIGRATING FROM OTHER PIC<sup>®</sup> DEVICES

This shows a comparison of features in the migration from another  $PIC^{\textcircled{B}}$  device, the PIC16F720, to the PIC16F721 device.

## B.1 PIC16F690 to PIC16F721

TABLE B-1: FEAT	URE COMPARISON
-----------------	----------------

Feature	PIC16F690	PIC16F721
Max. Operating Speed	20 MHz	16 MHz
Max. Program Memory (Words)	4K	4K
Max. SRAM (Bytes)	256	256
A/D Resolution	10-bit	8-bit
Timers (8/16-bit)	2/1	2/1
Oscillator Modes	8	4
Brown-out Reset	Y	Y
Internal Pull-ups	RA<5:0>, RB<7:4>	RA<5:0>, RB<7:4>
Interrupt-on-change	RA<5:0>, RB<7:4>	RA<5:0>, RB<7:4>
Comparator	2	0
EUSART	Y	Y
Extended WDT	Y	Ν
Software Control Option of WDT/BOR	Y	Ν
INTOSC Frequencies	31 kHz - 8 MHz	500 kHz - 16 MHz
Pin Count	20	20

**Note:** This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.

Note: The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the oscillator mode may be required.