

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	26
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2.5K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega32u4-aur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


- Two 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode
- One 10-bit High-Speed Timer/Counter with PLL (64MHz) and Compare Mode
- Four 8-bit PWM Channels
- Four PWM Channels with Programmable Resolution from 2 to 16 Bits
- Six PWM Channels for High Speed Operation, with Programmable Resolution from 2 to 11 Bits
- Output Compare Modulator
- 12-channels, 10-bit ADC (features Differential Channels with Programmable Gain)
- Programmable Serial USART with Hardware Flow Control
- Master/Slave SPI Serial Interface
- Byte Oriented 2-wire Serial Interface
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- On-chip Temperature Sensor
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal 8MHz Calibrated Oscillator
 - Internal clock prescaler and On-the-fly Clock Switching (Int RC / Ext Osc)
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
 - All I/O combine CMOS outputs and LVTTL inputs
 - 26 Programmable I/O Lines
 - 44-lead TQFP Package, 10x10mm
 - 44-lead QFN Package, 7x7mm
- Operating Voltages
 - 2.7 5.5V
- Operating temperature
 - Industrial (-40°C to +85°C)
- Maximum Frequency
 - 8MHz at 2.7V Industrial range
 - 16MHz at 4.5V Industrial range

Note: 1. See "Data Retention" on page 8 for details.



2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The device provides the following features: 16/32K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512Bytes/1K bytes EEPROM, 1.25/2.5K bytes SRAM, 26 general purpose I/O lines (CMOS outputs and LVTTL inputs), 32 general purpose working registers, four flexible Timer/Counters with compare modes and PWM, one more high-speed Timer/Counter with compare modes and PLL adjustable source, one USART (including CTS/RTS flow control signals), a byte oriented 2-wire Serial Interface, a 12-channels 10-bit ADC with optional differential input stage with programmable gain, an on-chip calibrated temperature sensor, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable

Port D also serves the functions of various special features of the ATmega16U4/ATmega32U4 as listed on page 78.

2.2.6 Port E (PE6,PE2)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Only bits 2 and 6 are present on the product pinout.

Port E also serves the functions of various special features of the ATmega16U4/ATmega32U4 as listed on page 81.

2.2.7 Port F (PF7..PF4, PF1,PF0)

Port F serves as analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter channels are not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Bits 2 and 3 are not present on the product pinout.

Port F also serves the functions of the JTAG interface. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

2.2.8 D-

USB Full speed / Low Speed Negative Data Upstream Port. Should be connected to the USB D- connector pin with a serial 22Ω resistor.

2.2.9 D+

USB Full speed / Low Speed Positive Data Upstream Port. Should be connected to the USB D+ connector pin with a serial 22Ω resistor.

2.2.10 UGND

USB Pads Ground.

2.2.11 UVCC

USB Pads Internal Regulator Input supply voltage.

2.2.12 UCAP

USB Pads Internal Regulator Output supply voltage. Should be connected to an external capacitor (1µF).

2.2.13 VBUS

USB VBUS monitor input.



2.2.14 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 8-2 on page 53. Shorter pulses are not guaranteed to generate a reset.

2.2.15 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.2.16 XTAL2

Output from the inverting Oscillator amplifier.

2.2.17 AVCC

AVCC is the supply voltage pin (input) for all the A/D Converter channels. If the ADC is not used, it should be externally connected to V_{CC} . If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

2.2.18 AREF

This is the analog reference pin (input) for the A/D Converter.

3. About

3.1 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min. and Max. values will be available after the device is characterized.

3.2 Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

3.3 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

3.4 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1PPM over 20 years at 85°C or 100 years at 25°C.



4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
	Reserved		Ditto	Dit 5			DICZ	Dit i	Bit V	i age
(0xFF) (0xFE)	Reserved	-	-	-	-	-	-	-	-	
()										
(0xFD)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xFC) (0xFB)	Reserved	-	-	-		-	-	-	-	
,		-	-	-	-	-	-	-	-	
(0xFA)	Reserved	-			-	-	-			
(0xF9)	Reserved Reserved	-	-	-		-	-	-	-	
(0xF8)		-	-	-	-	-	-	-	-	
(0xF7) (0xF6)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xF6) (0xF5)	Reserved	-	-	-	-	-	-	-	-	
(0xF3) (0xF4)	UEINT	-	-	-	-	- EPINT6:0	-	-	-	
(0xF3)	UEBCHX	-	-	-	1	- EPINT0.0	1	BYCT10:8		
(0xF3) (0xF2)	UEBCLX	-	-		- PV(- CT7:0		BICTIU.0		
, ,										
(0xF1)	UEDATX					T7:0	DYOUTE			
(0xF0)	UEIENX	FLERRE	NAKINE	-	NAKOUTE	RXSTPE	RXOUTE	STALLEDE	TXINE	
(0xEF)	UESTA1X	-		-		-	CTRLDIR		RBK1:0	
(0xEE)	UESTA0X	CFGOK	OVERFI	UNDERFI	-		EQ1:0 BK1:0	ALLOC	YBK1:0	
(0xED)	UECFG1X	FDTY		EPSIZE2:0	, 		-	ALLOC	-	
(0xEC)	UECFG0X		'PE1:0		-	-	-	-	EPDIR	
(0xEB)	UECONX	-	-	STALLRQ	STALLRQC	RSTDT	-	-	EPEN	
(0xEA)	UERST	-	 			EPRST6:0		EPNUM2:0		
(0xE9)	UENUM		-	-			DVOUT		TVINI	
(0xE8)	UEINTX Reserved	FIFOCON	NAKINI	RWAL	NAKOUTI	RXSTPI	RXOUTI	STALLEDI	TXINI	
(0xE7)	UDMFN		·	-	-	-	-			
(0xE6)	-	-	-	-	FNCERR		-	-	-	
(0xE5)	UDFNUMH	-	-	-	-	-		FNUM10:8		
(0xE4)	UDFNUML				FNU	JM7:0	-			
(0xE3)	UDADDR	ADDEN	LIDDONE	FORME		UADD6:0	0055	10055	011055	
(0xE2)	UDIEN	-	UPRSME	EORSME	WAKEUPE	EORSTE	SOFE	MSOFE	SUSPE	
(0xE1)	UDINT	-	UPRSMI	EORSMI	WAKEUPI	EORSTI	SOFI	MSOFI	SUSPI	
(0xE0)	UDCON	-	-	-	-	RSTCPU	LSM	RMWKUP	DETACH	
(0xDF)	Reserved									
(0xDE)	Reserved									
(0xDD)	Reserved									
(0xDC)	Reserved			l						
(0xDB)	Reserved USBINT		·	l	l				VELIOTI	
(0xDA)		-	-	-	-	-	-	-	VBUSTI	
(0xD9)	USBSTA	-	-	-	-	-	-	ID	VBUS	
(0xD8)	USBCON UHWCON	USBE	-	FRZCLK	OTGPADE	-	-	-	VBUSTE UVREGE	
(0xD7)		-	-	-	-	-	-	-	UVREGE	
(0xD6)	Reserved									
(0xD5)	Reserved			D.T	DTUU				DTU	
(0xD4)	DT4	DT4H3	DT4H2	DT4H1	DT4H0	DT4L3	DT4L2	DT4L1	DT4L0	
(0xD3)	Reserved	 	l	L			viator D			
(0xD2)	OCR4D	 			er/Counter4 - Out					
(0xD1)	OCR4C	 			er/Counter4 - Out					
(0xD0)	OCR4B	 	Timer/Counter4 - Output Compare Register B Timer/Counter4 - Output Compare Register A							
(0xCF)	OCR4A	 		Lime			JISTER A			
(0xCE)	UDR1	 				Data Register				
(0xCD)	UBRR1H	-	-		-		ISART1 Baud Rat	e Register High E	syte	
(0xCC)	UBRR1L	ļ		i	JSART1 Baud Ra	ite Register Low E		07071	DICEN	
(0xCB)	UCSR1D	-	-	-	-	-	-	CTSEN	RTSEN	
(0xCA)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	
(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	
(0xC8)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	PE1	U2X1	MPCM1	
(0xC7)	CLKSTA	-	-	-	-	-	-	RCON	EXTON	
(0xC6)	CLKSEL1	RCCKSEL3	RCCKSEL2	RCCKSEL1	RCCKSEL0	EXCKSEL3	EXCKSEL2	EXCKSEL1	EXCKSEL0	
(0xC5)	CLKSEL0	RCSUT1	RCSUT0	EXSUT1	EXSUT0	RCE	EXTE	-	CLKS	
(0xC4)	TCCR4E	TLOCK4	ENHC4	OC4OE5	OC4OE4	OC4OE3	OC4OE2	OC4OE1	OC4OE0	
(0xC3)	TCCR4D	FPIE4	FPEN4	FPNC4	FPES4	FPAC4	FPF4	WGM41	WGM40	
(0xC2)	TCCR4C	COM4A1S	COM4A0S	COM4B1S	COM4B0S	COM4D1S	COM4D0S	FOC4D	PWM4D	
(0xC1)	TCCR4B	PWM4X	PSR4	DTPS41	DTPS40	CS43	CS42	CS41	CS40	
(0xC0) (0xBF)	TCCR4A TC4H	COM4A1 -	COM4A0 -	COM4B1 -	COM4B0 -	FOC4A -	FOC4B	PWM4A her/Counter4 High	PWM4B	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBE)	TCNT4			I Tim	er/Counter4 - Co	unter Register Lo	w Byte	1	· · · · · · · · · · · · · · · · · · ·	*
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	
(0xBB)	TWDR				2-wire Serial Inte	erface Data Regis	ter			
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	
(0xB9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	
(0xB8)	TWBR			2	-wire Serial Interf	ace Bit Rate Reg	ister			
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB6)	Reserved	-								
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	Reserved	-	-	-	-	-	-	-	-	
(0xB3)	Reserved	-	-	-	-	-	-	-	-	
(0xB2)	Reserved	-	-	-	-	-	-	-	-	
(0xB1)	Reserved	-	-	-	-	-	-	-	-	
(0xB0)	Reserved	-	-	-	-	-	-	-	-	
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	-	
(0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	OCR3CH			Timer/Co	unter3 - Output C	ompare Register	C High Byte			
(0x9C)	OCR3CL				unter3 - Output C					
(0x9B)	OCR3BH				unter3 - Output C					
(0x9A)	OCR3BL				ounter3 - Output C					
(0x99)	OCR3AH				unter3 - Output C					
(0x98)	OCR3AL				ounter3 - Output C					
(0x97)	ICR3H				Counter3 - Input (• •			
(0x96)	ICR3L				Counter3 - Input					
(0x95)	TCNT3H				er/Counter3 - Cou					
(0x94)	TCNT3L			Tim	er/Counter3 - Co	unter Register Lo	w Byte	1		
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	TCCR3C	FOC3A	-	-	-	-	-	-	-	
(0x91)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	
(0x90)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	OCR1CH				unter1 - Output C		• •			
(0x8C)	OCR1CL		Timer/Counter1 - Output Compare Register C Low Byte Timer/Counter1 - Output Compare Register B High Byte							
(0x8B)	OCR1BH									
(0x8A)	OCR1BL				ounter1 - Output C					
(0x89)	OCR1AH				unter1 - Output C					
(0x88)	OCR1AL				ounter1 - Output C					
(0x87)	ICR1H				Counter1 - Input (
(0x86)	ICR1L				Counter1 - Input					
(0x85)	TCNT1H				er/Counter1 - Cou					
(0x84)	TCNT1L				er/Counter1 - Co	unter Register Lo	w Byte	1		
(0x83)	Reserved	-	-	-	-	-	-	-	-	
(0x82)	TCCR1C	FOC1A	FOC1B	FOC1C	-	-	-	-	-	
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	
(0x7F)	DIDR1	-	-	-	-	-	-	-	AIN0D	
(0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	-	-	ADC1D	ADC0D	
(0x7D)	DIDR2	-	-	ADC13D	ADC12D	ADC11D	ADC10D	ADC9D	ADC8D	
	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	
(0x7C) (0x7B)	ADCSRB	ADHSM	ACME	MUX5	-	ADTS3	ADTS2	ADTS1	ADTS0	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	•
(0x79)	ADCH					gister High byte	-	-		
(0x78)	ADCL				ADC Data Re	egister Low byte				
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	Reserved	-	-	-	-	-	-	-	-	
(0x72)	TIMSK4	OCIE4D	OCIE4A	OCIE4B	-	-	TOIE4	-	-	
(0x71)	TIMSK3	-	-	ICIE3	-	OCIE3C	OCIE3B	OCIE3A	TOIE3	
(0x70)	Reserved	-	-	-	-	-	-	-	-	
(0x6F)	TIMSK1	-	-	ICIE1	-	OCIE1C	OCIE1B	OCIE1A	TOIE1	
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	
(0x6D)	Reserved	-	-	-	-	-	-	-	-	
(0x6C)	Reserved		-	-	-	-	-	-	-	
(0x6B)	PCMSK0 EICRB	PCINT7	PCINT6	PCINT5 ISC61	PCINT4 ISC60	PCINT3	PCINT2	PCINT1	PCINT0 -	
(0x6A) (0x69)	EICRB	- ISC31	ISC30	ISC61	ISC60	ISC11	ISC10	- ISC01	- ISC00	
(0x68)	PCICR	-	13030	13021	13020	-	13010	13001	PCIE0	
(0x67)	RCCTRL	-	-	-	-	-	-	-	RCFREQ	
(0x66)	OSCCAL		ļ	ļ		alibration Registe		Į		
(0x65)	PRR1	PRUSB	-	-	PRTIM4	PRTIM3	-	-	PRUSART1	
(0x64)	PRR0	PRTWI	-	PRTIM0	-	PRTIM1	PRSPI	-	PRADC	
(0x63)	Reserved	-	-	-	-	-	-		-	
(0x62)	Reserved	-	-	-	-	-	-		-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	
0x3F (0x5F)	SREG	Ι	Т	н	S	V	N	Z	С	
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)	RAMPZ	-	-	-	-	-	-	RAMPZ1	RAMPZ0	
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved	-	-	-	-	-	-	-	-	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	
0x36 (0x56) 0x35 (0x55)	Reserved MCUCR	- JTD	-	-	- PUD	-	-	- IVSEL	- IVCE	
0x35 (0x55) 0x34 (0x54)	MCUCR	-	-	- USBRF	JTRF	- WDRF	BORF	EXTRF	PORF	
0x33 (0x53)	SMCR	-	-	- USBRF	-	SM2	SM1	SM0	SE	
0x32 (0x52)	PLLFRQ	PINMUX	PLLUSB	- PLLTM1	PLLTM0	PDIV3	PDIV2	PDIV1	PDIV0	
0002 (0002)	OCDR/	OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	
0x31 (0x51)	MONDR	000111	000110	005110		ata Register	0001.2	005111	002110	
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	
0x2F (0x4F)	Reserved	-	-	-	-	-	-	-	-	
0x2E (0x4E)	SPDR		1		SPI Da	ta Register			1	
0x2D (0x4D)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	
0x2B (0x4B)	GPIOR2		•	·	General Purpo	se I/O Register 2	•	•	<u> </u>	
0x2A (0x4A)	GPIOR1				General Purpo	se I/O Register 1				
0x29 (0x49)	PLLCSR	-	-	-	PINDIV	-	-	PLLE	PLOCK	
0x28 (0x48)	OCR0B					out Compare Reg				
0x27 (0x47)	OCR0A			Tim		out Compare Reg	ister A			
0x26 (0x46)	TCNT0			I	Timer/Co	unter0 (8 Bit)				
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	
0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSRASY	PSRSYNC	
0x22 (0x42) 0x21 (0x41)	EEARH EEARL	-	-	-				s Register High B	syte	
0x21 (0x41) 0x20 (0x40)	EEDR					s Register Low By Data Register	yıe			
0x1F (0x3F)	EEDR	-	-	EEPM1	EEPROM EEPM0	EERIE	EEMPE	EEPE	EERE	
0x1F (0x3F) 0x1E (0x3E)	GPIOR0	-	•			se I/O Register 0		CCFE	CERE	
0x1E (0x3E) 0x1D (0x3D)	EIMSK	-	INT6	-	General Purpo	INT3	INT2	INT1	INT0	
	EIIVISK	-	INT6	-	-	INT5 INTF3	INT2 INTF2	INTE INTE	INTFO	
				-	-	-	-	-	PCIF0	
0x1C (0x3C)	PCIFR	-	-	-						
0x1C (0x3C) 0x1B (0x3B)	PCIFR Reserved	-	-	-	-	-	-	-	-	
0x1C (0x3C)	PCIFR Reserved TIFR4					-		-		

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x17 (0x37)	Reserved	-	-	-	-	-	-	-	-	
0x16 (0x36)	TIFR1	-	-	ICF1	-	OCF1C	OCF1B	OCF1A	TOV1	
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	-	-	PORTF1	PORTF0	
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	-	-	DDF1	DDF0	
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	-	-	PINF1	PINF0	
0x0E (0x2E)	PORTE	-	PORTE6	-	-	-	PORTE2	-	-	
0x0D (0x2D)	DDRE	-	DDE6	-	-	-	DDE2	-	-	
0x0C (0x2C)	PINE	-	PINE6	-	-	-	PINE2	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	
0x08 (0x28)	PORTC	PORTC7	PORTC6	-	-	-	-	-	-	
0x07 (0x27)	DDRC	DDC7	DDC6	-	-	-	-	-	-	
0x06 (0x26)	PINC	PINC7	PINC6	-	-	-	-	-	-	
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	
0x02 (0x22)	Reserved	-	-	-	-	-	-	-	-	
0x01 (0x21)	Reserved	-	-	-	-	-	-	-	-	
0x00 (0x20)	Reserved	-	-	-	-	-	-	-	-	

- Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
 - 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
 - 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega16U4/ATmega32U4 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$1FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
	ARITHMET	TIC AND LOGIC INSTRUCTIONS	I		
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 \leftarrow Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 \leftarrow Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FINIOLSO		RANCH INSTRUCTIONS	R1:R0 ← (R0 X RI) << 1	2,0	2
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	Nana	2
IJMP	ĸ	i i i i i i i i i i i i i i i i i i i	$PC \leftarrow Z$	None None	2
		Indirect Jump to (Z)	PC ← 2 PC ←(EIND:Z)		
EIJMP	1.	Extended Indirect Jump to (Z)	,	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	4
ICALL		Indirect Call to (Z)	$\frac{PC \leftarrow Z}{PC \leftarrow (EIND:Z)}$	None	4
EICALL		Extended Indirect Call to (Z)	, ,	None	4
CALL	k	Direct Subroutine Call	PC ← k	None	5
RET		Subroutine Return		None	5
RETI		Interrupt Return	$PC \leftarrow STACK$	1	5
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCS				None	1/2
BRCS BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	NULLE	
		Branch if Carry Cleared Branch if Same or Higher			1/2
BRCC BRSH	k	2 	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCC BRSH BRLO	k k k	Branch if Same or Higher Branch if Lower	if (C = 0) then PC \leftarrow PC + k + 1 if (C = 1) then PC \leftarrow PC + k + 1	None None	1/2 1/2
BRCC BRSH BRLO BRMI	k k k k	Branch if Same or Higher Branch if Lower Branch if Minus	$\begin{array}{c} \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (N=1) \mbox{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None	1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL	k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	$\begin{array}{c} \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (N=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (N=0) \mbox{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None None	1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE	k k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	$\begin{array}{c} \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (N=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (N=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (N \oplus V = 0) \mbox{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None None None	1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT	k k k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	$\begin{array}{c} \text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\ \\ \text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\ \\ \text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N\oplus V=1) \text{ then } PC \leftarrow PC+k+1 \\ \end{array}$	None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS	k k k k k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (N \oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (N \oplus V=1) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (H=1) \text{ then } PC \leftarrow PC+k+1 \\\\ \end{array}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHS BRHC	k k k k k k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	$\begin{array}{c} \text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\ \\ \text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\ \\ \text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N\oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N\oplus V=1) \text{ then } PC \leftarrow PC+k+1 \\ \\ \\ \\ \text{if } (H=1) \text{ then } PC \leftarrow PC+k+1 \\ \\ \\ \\ \text{if } (H=0) \text{ then } PC \leftarrow PC+k+1 \\ \end{array}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS	k k k k k k k k k	Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (C=0) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=1) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (N \oplus V=0) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (N \oplus V=1) \text{ then } PC \leftarrow PC+k+1 \\\\ \text{if } (H=1) \text{ then } PC \leftarrow PC+k+1 \\\\ \end{array}$	None None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
	MCU	CONTROL INSTRUCTIONS			
NOP		No Operation		None	1
SLEEP		Sleep	(see specific description for Sleep function)	None	1
WDR		Watchdog Reset	(see specific description for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

6.2 ATmega32U4

Speed [MHz]	Power Supply	Ordering Code	Default Oscillator	Package	Operation Range	
		ATmega32U4-AU	External XTAL	44ML		
		ATmega32U4RC-AU	Internal Calib. RC	44101		
16	2.7 - 5.5V	ATmega32U4-MU ⁽¹⁾⁽²⁾⁽³⁾	External XTAL		Industrial (-40° to +85°C)	
		ATmega32U4RC-MU ⁽¹⁾	Internal Calib. RC	44PW		

Notes: 1. For more information on running the USB from internal RC oscillator consult application note AVR291: 8MHz Internal Oscillator Calibration for USB Low Speed on Atmel ATmega32U4RC.


2. USB operation from internal RC oscillator is only guaranteed for 0° C to 40° C.


3. These parts are shipped with no USB bootloader pre-programmed.

	Package Type
44ML	ML, 44 - Lead, 10 x 10mm Body Size, 1.0mm Body Thickness 0.8mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)
44PW	PW, 44 - Lead 7.0 x 7.0mm Body, 0.50mm Pitch Quad Flat No Lead Package (QFN)

7. Packaging Information

7.1 TQFP44





8. Errata

The revision letter in this section refers to the revision of the ATmega16U4/ATmega32U4 device.

8.1 ATmega16U4/ATmega32U4 Rev E

- Spike on TWI pins when TWI is enabled
- High current consumption in sleep mode
- MSB of OCR4A/B/D is write only in 11-bits enhanced PWM mode

1. Spike on TWI pins when TWI is enabled

100 ns negative spike occurs on SDA and SCL pins when TWI is enabled.

Problem Fix/work around

Enable ATmega16U4/ATmega32U4 TWI before the other nodes of the TWI network.

2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/work around

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

3. MSB of OCR4A/B/D is write only in 11-bits enhanced PWM mode

In the 11-bits enhanced PWM mode the MSB of OCR4A/B/D is write only. A read of OCR4A/B/D will always return zero in the MSB position.

Problem Fix/work around

None.

8.2 ATmega16U4/ATmega32U4 Rev D

- Spike on TWI pins when TWI is enabled
- High current consumption in sleep mode
- Timer 4 11-bits enhanced PWM mode

1. Spike on TWI pins when TWI is enabled

100 ns negative spike occurs on SDA and SCL pins when TWI is enabled.

Problem Fix/work around

Enable ATmega16U4/ATmega32U4 TWI before the other nodes of the TWI network.

2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/work around

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

3. Timer 4 11-bits enhanced PWM mode

Timer 4 11-bits enhanced mode is not functional.

Problem Fix/work around

None.



If a pending interrupt cannot wake the part up from the selected mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/work around

Before entering sleep, interrupts not used to wake up the part from the sleep mode should be disabled.

3. Increased power consumption in power-down mode

The typical power consumption is increased by about 30 μ A in power-down mode.

Problem Fix/work around

None.

4. Internal RC oscillator start up may fail

When the part is configured to start on internal RC oscillator, the oscillator may not start properly after power-on.

Problem Fix/work around

Do not configure the part to start on internal RC oscillator.

5. Internal RC oscillator calibration

8 MHz frequency can be impossible to reach with internal RC even when using maximal OSCAL value.

Problem Fix/work around

None.

6. Incorrect execution of VBUSTI interrupt

The CPU may incorrectly execute the interrupt vector related to the VBUSTI interrupt flag.

Problem fix/work around

Do not enable this interrupt. Firmware must process this USB event by polling VBUSTI.

7. Timer 4 11-bits enhanced PWM mode

Timer 4 11-bits enhanced mode is not functional.

Problem Fix/work around

None.

9. Datasheet Revision History for ATmega16U4/ATmega32U4

Note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

9.1 Rev. 7766J - 04/2016

"Memory Programming" on page 353: Updated number of words in a page and number of pages in the Flash and EEPROM for ATmega16U4 and ATmega32U4. Refer to Table 28-11 and Table 28-12 on page 359.

9.2 Rev. 7766I – 07/2015

- 1. Applied Atmel brands throughout the contents and reorganized the contents.
- 2. Updated "Power Management and Sleep Modes" on page 43. Part of contents was missing.

9.3 Rev. 7766H - 06/2014

1.	The first section in "Phase and Frequency Correct PWM Mode" on page 154 has been corrected.
2.	Several corrections are made according to the new template.
3.	Trademarks are added to the last page.
4	Removed preliminary on the front page
5	Updated with new datasheet template from 05-2014
6.	Updated description of parts pre-programed with a default USB bootloader in Features on page 2.
7.	Added three footnotes for the RC part numbers in Section 6., "Ordering Information" on page 16.
8.	Removed footnote on Frequency range inTable 6-3 on page 30 and Table 6-7 on page 32.
9.	Updated values and removed footnote in Table 8-3 on page 55.
10.	Removed column V_{CC} =1.5 - 5.5V in Table 29-2 on page 385.
11.	Changed footnote for Table 29-2 on page 385.
12.	Added max value for Rise/Fall time in Table 29-4 on page 387.

11. Added "Typical Characteristics" on page 392.

12. Updated "Ordering Information" on page 16.

13. Updated "Errata" on page 21.

9.7 Rev. 7766D - 01/09

- 1. Updated Memory section in "Features" on page 1.
- 2. Added section "Resources" on page 8.
- 3. Added section "Data Retention" on page 8.
- 4. Updated "Ordering Information" on page 16.

9.8 Rev. 7766C - 11/08

1. Updated Memory section in "Features" on page 1.

9.9 Rev. 7766B - 11/08

- 1. Added ATmega16U4 device.
- 2. Created errata section and added ATmega16U4.
- 3. Updated High Speed Timer, asynchronous description Section 15. on page 139

9.10 Rev. 7766A - 07/08

1. Initial revision

Atmel Enabling Unlimited Possibilities



Т

Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA **T:** (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2014 Atmel Corporation. / Rev.: Atmel-7766H-USB-ATmega16U4-32U4-Datasheet_09/2014.

Atmel[®], Atmel logo and combinations thereof, AVR[®], AVR Studio[®], Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Windows[®] is a registered trademark of Microsoft Corporation in U.S. and or other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINCEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.