



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ST6
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LVD, POR, WDT
Number of I/O	12
Program Memory Size	4KB (4K x 8)
Program Memory Type	EPROM, UV
EEPROM Size	
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6V
Data Converters	A/D 8x8b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	20-CDIP (0.300", 7.62mm) Window
Supplier Device Package	·
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st62e20cf1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Table of Contents	Document
0T 0		Page
S162	2T08C/T09C/ST62T10C/T20C/E20C	1
1 GEN	ERAL DESCRIPTION	4
1.1	INTRODUCTION	4
1.2	PIN DESCRIPTIONS	5
1.3	MEMORY MAP	6
	1.3.1 Introduction	6
	1.3.2 Program Space	7
	1.3.3 Data Space	
	1.3.4 Stack Space	
	1.3.5 Data Window Register (DWR)	
1.4	PROGRAMMING MODES	
	1.4.1 Option Bytes	
	1.4.2 Program Memory1.4.3 EPROM Erasing	
2 CEN	TRAL PROCESSING UNIT	
2.1		12
	CPU REGISTERS	
3 CLO	CKS, RESET, INTERRUPTS AND POWER SAVING MODES	14
	CLOCK SYSTEM	
	3.1.1 Main Oscillator	14
	3.1.2 Low Frequency Auxiliary Oscillator (LFAO)	
	3.1.3 Oscillator Safe Guard	
3.2	RESETS	18
	3.2.1 RESET Input	
	3.2.2 Power-on Reset	
	3.2.3 Watchdog Reset	
	3.2.4 LVD Reset	
	3.2.6 MCU Initialization Sequence	
3.3	DIGITAL WATCHDOG	
	3.3.1 Digital Watchdog Register (DWDR)	24
	3.3.2 Application Notes	
3.4	INTERRUPTS	26
	3.4.1 Interrupt request	
	3.4.2 Interrupt Procedure	
	3.4.3 Interrupt Option Register (IOR)	
25	3.4.4 Interrupt Sources	
5.5	3.5.1 WAIT Mode	
	3.5.2 STOP Mode	
	3.5.3 Exit from WAIT and STOP Modes	
4 ON-0	CHIP PERIPHERALS	
4.1	I/O PORTS	32
	4.1.1 Operating Modes	33
	4.1.2 Safe I/O State Switching Sequence	34
	4.1.3 I/O Port Option Registers	35

57

1 GENERAL DESCRIPTION

1.1 INTRODUCTION

The ST62T08C,T09C,T10C,T20C and ST62E20C devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a common core is surrounded by a number of on-chip peripherals.

The ST62E20C is the erasable EPROM version of the ST62T08C,T09C,T10C and T20C device, which may be used to emulate the ST62T08C,T09C,T10C and T20C device, as well as the respective ST6208C,09C,10C,20C ROM devices.

OTP and EPROM devices are functionally identical. The ROM based versions offer the same func-

tionality selecting as ROM options the options defined in the programmable option bytes of the OTP/EPROM versions.

OTP devices offer all the advantages of user programmability at low cost, which make them the ideal choice in a wide range of applications where frequent code changes, multiple code versions or last minute programmability are required.

These compact low-cost devices feature a Timer comprising an 8-bit counter and a 7-bit programmable prescaler, an 8-bit A/D Converter with up to 8 analog inputs and a Digital Watchdog timer, making them well suited for a wide range of automotive, appliance and industrial applications.

<u>ل</u>حک




Figure 1. Block Diagram


MEMORY MAP (Cont'd) 1.3.5 Data Window Register (DWR)

The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, between address 0000h and 0FFFh (top memory address depends on the specific device). All the program memory can therefore be used to store either instructions or read-only data. Indeed, the window can be moved in steps of 64 bytes along the program memory by writing the appropriate code in the Data Window Register (DWR).

The DWR can be addressed like any RAM location in the Data Space, it is however a write-only register and therefore cannot be accessed using singlebit operations. This register is used to position the 64-byte read-only data window (from address 40h to address 7Fh of the Data space) in program memory in 64-byte steps. The effective address of the byte to be read as data in program memory is obtained by concatenating the 6 least significant bits of the register address given in the instruction (as least significant bits) and the content of the DWR register (as most significant bits), as illustrated in Figure 5 below. For instance, when addressing location 0040h of the Data Space, with 0 loaded in the DWR register, the physical location addressed in program memory is 00h. The DWR register is not cleared on reset, therefore it must be written to prior to the first access to the Data readonly memory window area.

(۲/

Data Window Register (DWR) Address: 0C9h — Write Only



Bits 6, 7 = Not used.

Bit 5-0 = **DWR5-DWR0**: Data read-only memory Window Register Bits. These are the Data readonly memory Window bits that correspond to the upper bits of the data read-only memory space.

Caution: This register is undefined on reset. Neither read nor single bit instructions may be used to address this register.

Note: Care is required when handling the DWR register as it is write only. For this reason, the DWR contents should not be changed while executing an interrupt service routine, as the service routine cannot save and then restore the register's previous contents. If it is impossible to avoid writing to the DWR during the interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to the DWR, it must also write to the image register. The image register must be written first so that, if an interrupt occurs between the two instructions, the DWR is not affected.

13 12 11 10 9 8 7 6 | 5 4 3 2 1 0 PROGRAM SPACE ADDRESS DATA ROM READ WINDOW REGISTER 7 6 5 4 3 2 1 0 CONTENTS 5 4 3 2 1 0 DATA SPACE ADDRESS (DWR) 40h-7Fh IN INSTRUCTION Example: 0 1 0 1 0 0 DWR=28h DATA SPACE ADDRESS 0 0 0 1 59h ROM 0 0 0 0 0 0 0 1 ADDRESS:A19h VR01573C

Figure 5. Data read-only memory Window Memory Addressing

CPU REGISTERS (Cont'd)

However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program Bank Switch register.

The PC value is incremented after reading the address of the current instruction. To execute relative jumps, the PC and the offset are shifted through the ALU, where they are added; the result is then shifted back into the PC. The program counter can be changed in the following ways:

- JP (Jump) instructionPC=Jump address
- CALL instructionPC= Call address
- Relative Branch Instruction.PC= PC +/- offset
- Interrupt PC=Interrupt vector
- Reset PC= Reset vector
- RET & RETI instructionsPC= Pop (stack)

- Normal instructionPC= PC + 1

Flags (C, Z). The ST6 CPU includes three pairs of flags (Carry and Zero), each pair being associated with one of the three normal modes of operation: Normal mode, Interrupt mode and Non Maskable Interrupt mode. Each pair consists of a CARRY flag and a ZERO flag. One pair (CN, ZN) is used during Normal operation, another pair is used during Interrupt mode (CI, ZI), and a third pair is used in the Non Maskable Interrupt mode (CNMI, ZN-MI).

The ST6 CPU uses the pair of flags associated with the current mode: as soon as an interrupt (or a Non Maskable Interrupt) is generated, the ST6 CPU uses the Interrupt flags (resp. the NMI flags) instead of the Normal flags. When the RETI instruction is executed, the previously used set of flags is restored. It should be noted that each flag set can only be addressed in its own context (Non Maskable Interrupt, Normal Interrupt or Main routine). The flags are not cleared during context switching and thus retain their status.


The Carry flag is set when a carry or a borrow occurs during arithmetic operations; otherwise it is cleared. The Carry flag is also set to the value of the bit tested in a bit test instruction; it also participates in the rotate left instruction.

The Zero flag is set if the result of the last arithmetic or logical operation was equal to zero; otherwise it is cleared.

Switching between the three sets of flags is performed automatically when an NMI, an interrupt or a RETI instructions occurs. As the NMI mode is automatically selected after the reset of the MCU, the ST6 core uses at first the NMI flags.

Stack. The ST6 CPU includes a true LIFO hardware stack which eliminates the need for a stack pointer. The stack consists of six separate 12-bit RAM locations that do not belong to the data space RAM area. When a subroutine call (or interrupt request) occurs, the contents of each level are shifted into the next higher level, while the content of the PC is shifted into the first level (the original contents of the sixth stack level are lost). When a subroutine or interrupt return occurs (RET or RETI instructions), the first level register is shifted back into the PC and the value of each level is popped back into the previous level. Since the accumulator, in common with all other data space registers, is not stored in this stack, management of these registers should be performed within the subroutine. The stack will remain in its "deepest" position if more than 6 nested calls or interrupts are executed, and consequently the last return address will be lost. It will also remain in its highest position if the stack is empty and a RET or RETI is executed. In this case the next instruction will be executed.

Figure 7. ST6 CPU Programming Mode





3.2 RESETS

The MCU can be reset in four ways:

- by the external Reset input being pulled low;
- by Power-on Reset;
- by the digital Watchdog peripheral timing out.
- by Low Voltage Detection (LVD)

3.2.1 RESET Input

The RESET pin may be connected to a device of the application board in order to reset the MCU if required. The RESET pin may be pulled low in RUN, WAIT or STOP mode. This input can be used to reset the MCU internal state and ensure a correct start-up procedure. The pin is active low and features a Schmitt trigger input. The internal Reset signal is generated by adding a delay to the external signal. Therefore even short pulses on the RESET pin are acceptable, provided V_{DD} has completed its rising phase and that the oscillator is running correctly (normal RUN or WAIT modes). The MCU is kept in the Reset state as long as the RESET pin is held low.

If RESET activation occurs in the RUN or WAIT modes, processing of the user program is stopped (RUN mode only), the Inputs and Outputs are configured as inputs with pull-up resistors and the main Oscillator is restarted. When the level on the RESET pin then goes high, the initialization sequence is executed following expiry of the internal delay period.

If RESET pin activation occurs in the STOP mode, the oscillator starts up and all Inputs and Outputs are configured as inputs with pull-up resistors. When the level of the RESET pin then goes high, the initialization sequence is executed following expiry of the internal delay period.


3.2.2 Power-on Reset


The function of the POR circuit consists in waking up the MCU by detecting around 2V a dynamic (rising edge) variation of the VDD Supply. At the beginning of this sequence, the MCU is configured in the Reset state: all I/O ports are configured as inputs with pull-up resistors and no instruction is executed. When the power supply voltage rises to a sufficient level, the oscillator starts to operate, whereupon an internal delay is initiated, in order to allow the oscillator to fully stabilize before executing the first instruction. The initialization sequence is executed immediately following the internal delay.

To ensure correct start-up, the user should take care that the VDD Supply is stabilized at a sufficient level for the chosen frequency (see recommended operation) before the reset signal is released. In addition, supply rising must start from 0V.

As a consequence, the POR does not allow to supervise static, slowly rising, or falling, or noisy (presenting oscillation) VDD supplies.

An external RC network connected to the RESET pin, or the LVD reset can be used instead to get the best performances.







DIGITAL WATCHDOG (Cont'd)

3.3.1 Digital Watchdog Register (DWDR)

Address: 0D8h — Read/Write

Reset status: 1111 1110b

7							0
Т0	T1	T2	Т3	T4	T5	SR	С

Bit 0 = C: Watchdog Control bit

If the hardware option is selected, this bit is forced high and the user cannot change it (the Watchdog is always active). When the software option is selected, the Watchdog function is activated by setting bit C to 1, and cannot then be disabled (save by resetting the MCU).

When C is kept low the counter can be used as a 7-bit timer.

This bit is cleared to "0" on Reset.

Bit 1 = **SR**: Software Reset bit

This bit triggers a Reset when cleared.

When C = "0" (Watchdog disabled) it is the MSB of the 7-bit timer.

This bit is set to "1" on Reset.

Bits 2-7 = **T5-T0**: *Downcounter bits*

It should be noted that the register bits are reversed and shifted with respect to the physical counter: bit-7 (T0) is the LSB of the Watchdog downcounter and bit-2 (T5) is the MSB.

These bits are set to "1" on Reset.

3.3.2 Application Notes

The Watchdog plays an important supporting role in the high noise immunity of ST62xx devices, and should be used wherever possible. Watchdog related options should be selected on the basis of a trade-off between application security and STOP mode availability.

When STOP mode is not required, hardware activation without EXTERNAL STOP MODE CON-TROL should be preferred, as it provides maximum security, especially during power-on.

When STOP mode is required, hardware activation and EXTERNAL STOP MODE CONTROL should be chosen. NMI should be high by default, to allow STOP mode to be entered when the MCU is idle.

The NMI pin can be connected to an I/O line (see Figure 18) to allow its state to be controlled by software. The I/O line can then be used to keep NMI low while Watchdog protection is required, or to avoid noise or key bounce. When no more processing is required, the I/O line is released and the device placed in STOP mode for lowest power consumption.

When software activation is selected and the Watchdog is not activated, the downcounter may be used as a simple 7-bit timer (remember that the bits are in reverse order).

The software activation option should be chosen only when the Watchdog counter is to be used as a timer. To ensure the Watchdog has not been unexpectedly activated, the following instructions should be executed within the first 27 instructions:

jrr 0, WD, #+3 ldi WD, 0FDH



DIGITAL WATCHDOG (Cont'd)

These instructions test the C bit and Reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog.

In all modes, a minimum of 28 instructions are executed after activation, before the Watchdog can generate a Reset. Consequently, user software should load the watchdog counter within the first 27 instructions following Watchdog activation (software mode), or within the first 27 instructions executed following a Reset (hardware activation).

It should be noted that when the GEN bit is low (interrupts disabled), the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

Figure 18. A typical circuit making use of the EXERNAL STOP MODE CONTROL feature





Figure 19. Digital Watchdog Block Diagram

67/



INTERRUPTS (Cont'd)

3.4.2 Interrupt Procedure

The interrupt procedure is very similar to a call procedure, indeed the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context and the time at which it occurred. As a result, the user should save all Data space registers which may be used within the interrupt routines. There are separate sets of processor flags for normal, interrupt and non-maskable interrupt modes, which are automatically switched and so do not need to be saved.

The following list summarizes the interrupt procedure:

MCU

- The interrupt is detected.
- The C and Z flags are replaced by the interrupt flags (or by the NMI flags).
- The PC contents are stored in the first level of the stack.
- The normal interrupt lines are inhibited (NMI still active).
- The first internal latch is cleared.
- -The associated interrupt vector is loaded in the PC.

WARNING: In some circumstances, when a maskable interrupt occurs while the ST6 core is in NORMAL mode and especially during the execution of an "Idi IOR, 00h" instruction (disabling all maskable interrupts): if the interrupt arrives during the first 3 cycles of the "Idi" instruction (which is a 4-cycle instruction) the core will switch to interrupt mode BUT the flags CN and ZN will NOT switch to the interrupt pair CI and ZI.

User


- User selected registers are saved within the interrupt service routine (normally on a software stack).
- The source of the interrupt is found by polling the interrupt flags (if more than one source is associated with the same vector).
- The interrupt is serviced.
- Return from interrupt (RETI)

МСИ

 Automatically the MCU switches back to the normal flag set (or the interrupt flag set) and pops the previous PC value from the stack.

The interrupt routine usually begins by the identifying the device which generated the interrupt request (by polling). The user should save the registers which are used within the interrupt routine in a software stack. After the RETI instruction is executed, the MCU returns to the main routine.

Figure 20. Interrupt Processing Flow Chart



INTERRUPTS (Cont'd)

3.4.3 Interrupt Option Register (IOR)

The Interrupt Option Register (IOR) is used to enable/disable the individual interrupt sources and to select the operating mode of the external interrupt inputs. This register is write-only and cannot be accessed by single-bit operations.

Address: 0C8h — Write Only

Reset status: 00h

7							0
-	LES	ESB	GEN	-	-	-	-

Bit 7, Bits 3-0 = Unused.

Bit 6 = LES: Level/Edge Selection bit.

When this bit is set to one, the interrupt source #1 is level sensitive. When cleared to zero the edge sensitive mode for interrupt request is selected.

Table 9. Interrupt Requests and Mask Bits

Bit 5 = **ESB**: Edge Selection bit.

The bit ESB selects the polarity of the interrupt source #2.

Bit 4 = **GEN**: *Global Enable Interrupt*. When this bit is set to one, all interrupts are enabled. When this bit is cleared to zero all the interrupts (excluding NMI) are disabled.

When the GEN bit is low, the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

This register is cleared on reset.

3.4.4 Interrupt Sources

Interrupt sources available on the ST62E20C/ T20C are summarized in the Table 9 with associated mask bit to enable/disable the interrupt request.

Peripheral	Register	Address Register	Mask bit	Masked Interrupt Source	Interrupt vector
GENERAL	IOR	C8h	GEN	All Interrupts, excluding NMI	
TIMER	TSCR	D4h	ETI	TMZ: TIMER Overflow	Vector 3
A/D CONVERTER(*)	ADCR	D1h	EAI	EOC: End of Conversion	Vector 4
Port PAn	ORPA-DRPA	C4h-CCh	ORPAn-DRPAn	PAn pin	Vector 1
Port PBn	ORPB-DRPB	C5h-CDh	ORPBn-DRPBn	PBn pin	Vector 2

*Except ST62T08C



3.5 POWER SAVING MODES

The WAIT and STOP modes have been implemented in the ST62xx family of MCUs in order to reduce the product's electrical consumption during idle periods. These two power saving modes are described in the following paragraphs.

In addition, the Low Frequency Auxiliary Oscillator (LFAO) can be used instead of the main oscillator to reduce power consumption in RUN and WAIT modes.

3.5.1 WAIT Mode

The MCU goes into WAIT mode as soon as the WAIT instruction is executed. The microcontroller can be considered as being in a "software frozen" state where the core stops processing the program instructions, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage. In this mode the peripherals are still active.

WAIT mode can be used when the user wants to reduce the MCU power consumption during idle periods, while not losing track of time or the capability of monitoring external events. The active oscillator (main oscillator or LFAO) is not stopped in order to provide a clock signal to the peripherals. Timer counting may be enabled as well as the Timer interrupt, before entering the WAIT mode: this allows the WAIT mode to be exited when a Timer interrupt occurs. The same applies to other peripherals which use the clock signal.

If the power consumption has to be further reduced, the Low Frequency Auxiliary Oscillator (LFAO) can be used in place of the main oscillator, if its operating frequency is lower. If required, the LFAO must be switched on before entering the WAIT mode. If the WAIT mode is exited due to a Reset (either by activating the external pin or generated by the Watchdog), the MCU enters a normal reset procedure. If an interrupt is generated during WAIT mode, the MCU's behaviour depends on the state of the processor core prior to the WAIT instruction, but also on the kind of interrupt request which is generated. This is described in the following paragraphs. The processor core does not generate a delay following the occurrence of the interrupt, because the oscillator clock is still available and no stabilisation period is necessary.

3.5.2 STOP Mode

If the Watchdog is disabled, STOP mode is available. When in STOP mode, the MCU is placed in the lowest power consumption mode. In this operating mode, the microcontroller can be considered as being "frozen", no instruction is executed, the oscillator is stopped, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage, and the ST62xx core waits for the occurrence of an external interrupt request or a Reset to exit the STOP state.

If the STOP state is exited due to a Reset (by activating the external pin) the MCU will enter a normal reset procedure. Behaviour in response to interrupts depends on the state of the processor core prior to issuing the STOP instruction, and also on the kind of interrupt request that is generated.

This case will be described in the following paragraphs. The processor core generates a delay after occurrence of the interrupt request, in order to wait for complete stabilisation of the oscillator, before executing the first instruction.



I/O PORTS (Cont'd)4.1.3 I/O Port Option RegistersORA/B (CCh PA, CDh PB) Read/Write

7							0
Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0

Bit 7-0 = **Px7 - Px0**: Port A and B Option Register bits.

4.1.4 I/O Port Data Direction Registers DDRA/B (C4h PA, C5h PB) Read/Write

7							0
Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0

Bit 7-0 = Px7 - Px0: Port A and B Data Direction Registers bits.

4.1.5 I/O Port Data Registers DRA/B (C0h PA, C1h PB) Read/Write



Bit 7-0 = **Px7 - Px0**: Port A and B Data Registers bits.

Note: X = Don't care



4.2 TIMER

The MCU features an on-chip Timer peripheral, consisting of an 8-bit counter with a 7-bit programmable prescaler, giving a maximum count of 2^{15} . The peripheral may be configured in three different operating modes.

Figure 24 shows the Timer Block Diagram. The external TIMER pin is available to the user. The content of the 8-bit counter can be read/written in the Timer/Counter register, TCR, while the state of the 7-bit prescaler can be read in the PSC register. The control logic device is managed in the TSCR register as described in the following paragraphs.

The 8-bit counter is decremented by the output (rising edge) coming from the 7-bit prescaler and can be loaded and read under program control. When it decrements to zero then the TMZ (Timer Zero) bit in the TSCR is set to "1". If the ETI (Enable Timer Interrupt) bit in the TSCR is also set to "1", an interrupt request is generated as described in the Interrupt Chapter. The Timer interrupt can be used to exit the MCU from WAIT mode.

The prescaler input can be the internal frequency f_{INT} divided by 12 or an external clock applied to the TIMER pin. The prescaler decrements on the rising edge. Depending on the division factor programmed by PS2, PS1 and PS0 bits in the TSCR. The clock input of the timer/counter register is multiplexed to different sources. For division factor 1, the clock input of the prescaler is also that of timer/ counter; for factor 2, bit 0 of the prescaler register is connected to the clock input of TCR. This bit changes its state at half the frequency of the prescaler input clock. For factor 4, bit 1 of the PSC is connected to the clock input of TCR, and so forth. The prescaler initialize bit, PSI, in the TSCR register must be set to "1" to allow the prescaler (and hence the counter) to start. If it is cleared to "0", all the prescaler bits are set to "1" and the counter is inhibited from counting. The prescaler can be loaded with any value between 0 and 7Fh, if bit PSI is set to "1". The prescaler tap is selected by means of the PS2/PS1/PS0 bits in the control register.

Figure 25 illustrates the Timer's working principle.




Figure 24. Timer Block Diagram

51

5.3 INSTRUCTION SET

The ST6 core offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be divided into six different types: load/store, arithmetic/logic, conditional branch, control instructions, jump/call, and bit manipulation. The following paragraphs describe the different types.

All the instructions belonging to a given type are presented in individual tables.

Load & Store. These instructions use one, two or three bytes in relation with the addressing mode. One operand is the Accumulator for LOAD and the other operand is obtained from data memory using one of the addressing modes.

For Load Immediate one operand can be any of the 256 data space bytes while the other is always immediate data.

Instruction	Addrossing Mede	Buttoo	Civalaa	Flags			
instruction	Addressing Mode	Bytes	Cycles	Z	C		
LD A, X	Short Direct	1	4	Δ	*		
LD A, Y	Short Direct	1	4	Δ	*		
LD A, V	Short Direct	1	4	Δ	*		
LD A, W	Short Direct	1	4	Δ	*		
LD X, A	Short Direct	1	4	Δ	*		
LD Y, A	Short Direct	1	4	Δ	*		
LD V, A	Short Direct	1	4	Δ	*		
LD W, A	Short Direct	1	4	Δ	*		
LD A, rr	Direct	2	4	Δ	*		
LD rr, A	Direct	2	4	Δ	*		
LD A, (X)	Indirect	1	4	Δ	*		
LD A, (Y)	Indirect	1	4	Δ	*		
LD (X), A	Indirect	1	4	Δ	*		
LD (Y), A	Indirect	1	4	Δ	*		
LDI A, #N	Immediate	2	4	Δ	*		
LDI rr, #N	Immediate	3	4	*	*		

Table 14. Load & Store Instructions

Notes:

X,Y. Indirect Register Pointers, V & W Short Direct Registers

#. Immediate data (stored in ROM memory)

rr. Data space register

 Δ . Affected

*. Not Affected

51

INSTRUCTION SET (Cont'd)

Arithmetic and Logic. These instructions are used to perform the arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while the other can be either a data space memory con-

tent or an immediate value in relation with the addressing mode. In CLR, DEC, INC instructions the operand can be any of the 256 data space ad-dresses. In COM, RLC, SLA the operand is always the accumulator.

Instruction	Addressing Mode	Bytes	Cycles	Flags			
msuuction	Addressing wode	Bytes	Cycles	Z	С		
ADD A, (X)	Indirect	1	4	Δ	Δ		
ADD A, (Y)	Indirect	1	4	Δ	Δ		
ADD A, rr	Direct	2	4	Δ	Δ		
ADDI A, #N	Immediate	2	4	Δ	Δ		
AND A, (X)	Indirect	1	4	Δ	Δ		
AND A, (Y)	Indirect	1	4	Δ	Δ		
AND A, rr	Direct	2	4	Δ	Δ		
ANDI A, #N	Immediate	2	4	Δ	Δ		
CLR A	Short Direct	2	4	Δ	Δ		
CLR r	Direct	3	4	*	*		
COM A	Inherent	1	4	Δ	Δ		
CP A, (X)	Indirect	1	4	Δ	Δ		
CP A, (Y)	Indirect	1	4	Δ	Δ		
CP A, rr	Direct	2	4	Δ	Δ		
CPI A, #N	Immediate	2	4	Δ	Δ		
DEC X	Short Direct	1	4	Δ	*		
DEC Y	Short Direct	1	4	Δ	*		
DEC V	Short Direct	1	4	Δ	*		
DEC W	Short Direct	1	4	Δ	*		
DEC A	Direct	2	4	Δ	*		
DEC rr	Direct	2	4	Δ	*		
DEC (X)	Indirect	1	4	Δ	*		
DEC (Y)	Indirect	1	4	Δ	*		
INC X	Short Direct	1	4	Δ	*		
INC Y	Short Direct	1	4	Δ	*		
INC V	Short Direct	1	4	Δ	*		
INC W	Short Direct	1	4	Δ	*		
INC A	Direct	2	4	Δ	*		
INC rr	Direct	2	4	Δ	*		
INC (X)	Indirect	1	4	Δ	*		
INC (Y)	Indirect	1	4	Δ	*		
RLC A	Inherent	1	4	Δ	Δ		
SLA A	Inherent	2	4	Δ	Δ		
SUB A, (X)	Indirect	1	4	Δ	Δ		
SUB A, (Y)	Indirect	1	4	Δ	Δ		
SUB A, rr	Direct	2	4	Δ	Δ		
SUBI A, #N	Immediate	2	4	Δ	Δ		

Notes: X,Y.Indirect Register Pointers, V & W Short Direct RegistersD. Affected # . Immediate data (stored in ROM memory)* . Not Affected

rr. Data space register

ST62T08C/T09C ST62T10C/T20C/E20C

0 1 2 3 4 5 6 7 0000 0001 0010 0011 0100 0101 0110 0111	LOW	F		<u> </u>	, , , , , , , , , , , , , , , , , , ,	1	g tat		- oomun		01			nup i	51 1				.5 4504	LOW
	н						2 0010					0								н
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	JRC	4	LD	_
			е		abc		е		b0,rr,ee		е			#					a,(x)	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0000	1	pcr	2	ext	1	pcr	3		1		pcr				1	prc	1		0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2		4				5					4		NC	2		4	LDI	
		_		-		_		-		_	е		-			_		-		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0001	1	-	2		1		3		1	-	ncr	1		ba	1	-	2		0001
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		-													ou					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	2	2	-	-	-	2		5	-	2	~	5112		#		2		-	-	2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0010	1		2		4		2		1	e	nor		#		1		1		0010
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			-										4							
0011 <td>3</td> <td>2</td> <td></td> <td>4</td> <td></td> <td>2</td> <td></td> <td>Э</td> <td></td> <td></td> <td></td> <td>JRZ</td> <td>4</td> <td></td> <td>LD</td> <td>2</td> <td></td> <td>4</td> <td></td> <td>3</td>	3	2		4		2		Э				JRZ	4		LD	2		4		3
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				~				_						a,x				~		
4000 1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 ind 1 pcr 1 ind 1 <th1< td=""><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td>1</td><td></td><td>sd</td><td></td><td></td><td></td><td></td><td></td></th1<>			-					-					1		sd					
0100 i opc i i opc i i opc i i opc i opc </td <td>А</td> <td>2</td> <td></td> <td>4</td> <td></td> <td>2</td> <td></td> <td>5</td> <td></td> <td>2</td> <td></td> <td>JRZ</td> <td></td> <td></td> <td></td> <td>2</td> <td></td> <td>4</td> <td></td> <td>4</td>	А	2		4		2		5		2		JRZ				2		4		4
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0100		-								е			#			е			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		-	-				-	-												
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4	I	NC	2	JRC	4	ADDI	-
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5 0101		е		abc		е		b2,rr,ee		е			У			е		a,nn	5 0101
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0101	1	pcr	2	ext	1	pcr	3	b bt	1		pcr	1		sd	1	prc	2	imm	0101
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	JRC	4	INC	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	6		е				е		b6.rr.ee		е			#			е		(x)	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0110	1		2		1		3		1		pcr				1		1		0110
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								-					Δ		ID					
0111 1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 sd 1 prc 1 prc 1 sd 1 prc 1 ind 1 1 prc 1 ind <td>7</td> <td>2</td> <td></td> <td>-</td> <td>-</td> <td>2</td> <td></td> <td>Ŭ</td> <td></td> <td>2</td> <td>~</td> <td>0112</td> <td>-</td> <td></td> <td></td> <td>2</td> <td></td> <td></td> <td>#</td> <td>7</td>	7	2		-	-	2		Ŭ		2	~	0112	-			2			#	7
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0111	1		2		1		2		1	e	nor	1	a,y	сd	1			#	0111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								_							su			4		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	8	2		4		2		Э		2	_	JKZ				2		4		8
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1000			_				_			е			#						1000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		-						-										1	ind	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	٩	2	RNZ	4		2		5		2		JRZ	4		NC	2				9
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			е		abc		е		b1,rr,ee		е			v			е		#	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			pcr	2	ext	1	pcr	3		1		pcr	1		sd		prc			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	•	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	JRC	4	AND	•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1010		е		abc		е		b5,rr,ee		е			#			е		a,(x)	1010
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1010	1	pcr	2	ext	1	pcr	3	b bt	1		pcr				1	prc	1	ind	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	_	2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4		LD	2	JRC	4	ANDI	_
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	B		е		abc		е		b5,rr,ee		е			a,v			е		a,nn	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1011	1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1	prc	2	imm	1011
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2		4				5								2		4		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		_		-		_		-			e			#		_		-		
D 2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 INC 2 JRC 4 SUBI a,nn D 1 0 2 e w e a,nn D 1101 1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 prc 2 imm 1101 E 2 JRNZ 4 CALL 2 JRNC 5 JRR 2 JRZ 4 INC 2 JRC 4 SUBi a,nn D <thd< th=""> <thd< th=""> D</thd<></thd<>	1100	1		2		1		3		1	Ũ	ncr				1		1		1100
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						_							Δ	1	NC					
1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 sd 1 pcr 2 imm 1101 E 2 JRNZ 4 CALL 2 JRNC 5 JRR 2 JRZ 2 JRC 4 DEC E 1110 1 pcr 2 max e b7,rr,ee e e # e Q JRC E 1110 1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 prc 4 DEC E 1110 110 1100 11		12		-		2		ľ		-	6	5112	1			2		-		
E 2 JRNZ 4 CALL 2 JRNC 5 JRR 2 JRZ # 2 JRC 4 DEC E 1 DEC 1 DEC 1 DEC 1 DEC 1 1 DEC 1 mail form 1 DEC 1 1 1 DEC 1	1101	4		2		1		5		4	e	nor	4	vv	24	1		n		1101
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								_					<u> </u>		sa					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Е	2		4		2		5		2		JKZ				2		4		Е
F 2 JRNZ 4 CALL 2 JRNC 5 JRS 2 JRZ 4 LD 2 JRC F 1111 e abc e b7,rr,ee e a,w e # F 1111 e abc e b7,rr,ee e a,w e # 1111	1110	Ι.				Ι.					е			#						
F e abc e b7,rr,ee e a,w e # F 11111 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>ind</td><td></td></t<>								-										1	ind	
1111 e abc e b/,rr,ee e a,w e # 1111	F	2	JRNZ	4	CALL	2	JRNC	5		2		JRZ	4		LD	2	JRC			F
1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 sd 1 pcr		1	е		abc		е		b7,rr,ee		е			a,w			е		#	
		1	pcr	2	ext	1	pcr	3	bt	1		pcr	1		sd	1	prc			

Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

Abbreviations for Addressing Modes: Legend:

Direct Short Direct dir sd Immediate imm inh Inherent Extended ext

Bit Direct

- nd: Indicates Illegal Instructions 5 Bit Displacement 3 Bit Address 1 byte dataspace address 1 byte immediate data 12 bit address 8 bit Displacement # е b
- rr
- nn
- abc
- 8 bit Displacement ee
- Bit Test bt Program Counter Relative Indirect pcr ind

b.d

46/70

- Cycle Mnemonic 2 JRC Operand е 1 prc Bytes Addressing Mode
 - 57

6 ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATINGS

This product contains devices to protect the inputs against damage due to high static voltages, however it is advisable to take normal precaution to avoid application of any voltage higher than the specified maximum rated voltages.

For proper operation it is recommended that V_I and V_O be higher than V_{SS} and lower than V_{DD} . Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level (V_{DD} or V_{SS}). **Power Considerations**. The average chip-junction temperature, Tj, in Celsius can be obtained from:

Tj=TA + PD x RthJA

Where:TA = Ambient Temperature.

RthJA =Package thermal resistance (junction-to ambient).

PD = Pint + Pport.

Pint =IDD x VDD (chip internal power).

Pport =Port power dissipation (determined by the user).

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.3 to 7.0	V
VI	Input Voltage	V_{SS} - 0.3 to V_{DD} + 0.3 ⁽¹⁾	V
V _O	Output Voltage	V_{SS} - 0.3 to V_{DD} + 0.3 ⁽¹⁾	V
IV _{DD}	Total Current into V _{DD} (source)	80	mA
IV _{SS}	Total Current out of V _{SS} (sink)	100	mA
Tj	Junction Temperature	150	°C
T _{STG}	Storage Temperature	-60 to 150	°C

Notes:

 Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- (1) Within these limits, clamping diodes are guarantee to be not conductive. Voltages outside these limits are authorised as long as injection current is kept within the specification.



ST62T08C/T09C ST62T10C/T20C/E20C





Figure 36. Vol versus IoI on all I/O port at T=25°C







Figure 38. Vol versus Iol for High sink (20mA) I/O ports at Vdd=5V









Figure 39. Voh versus loh on all I/O port at 25°C





PACKAGE MECHANICAL DATA (Cont'd)

Figure 43. 20-Pin Plastic Small Outline Package, 300-mil Width



7.2 .ORDERING INFORMATION

[]

Table 20. OTP/EPROM VERSION ORDERING INFORMATION

Sales Type	I/O	Program Memory (Bytes)	Analog input	Temperature Range	Package
ST62E20CF1	12	3884 (EPROM)	8	0 to +70°C	CDIP20W
ST62T08CB6		1036 (OTP)	None	-40 to + 85°C	PDIP20
ST62T08CM6					PSO20
ST62T09CB6		1036 (OTP)	4		PDIP20
ST62T09CM6					PSO20
ST62T10CB6		1836 (OTP)	8		PDIP20
ST62T10CM6					PSO20
ST62T20CB6		3884 (OTP)			PDIP20
ST62T20CM6					PSO20
ST62T20CB3		3884 (OTP)		-40 to + 125°C	PDIP20
ST62T20CM3					PSO20

59/70

ORDERING INFORMATION (Cont'd)

57

Table 4. ROM version Ordering Information

Sales Type	ROM	Analog inputs	Temperature Range	Package
ST6208CB1/XXX ST6208CB6/XXX ST6208CB3/XXX	1036 Bytes	None	0 to +70°C -40 to + 85°C -40 to + 125°C	PDIP20
ST6208CM1/XXX ST6208CM6/XXX ST6208CM3/XXX			0 to +70°C -40 to + 85°C -40 to + 125°C	PSO20
ST6209CB1/XXX ST6209CB6/XXX ST6209CB3/XXX	1026 Putoo	4	0 to +70°C -40 to + 85°C -40 to + 125°C	PDIP2
ST6209CM1/XXX ST6209CM6/XXX ST6209CM3/XXX	— 1036 Bytes		0 to +70°C -40 to + 85°C -40 to + 125°C	PSO20
ST6210CB1/XXX ST6210CB6/XXX ST6210CB3/XXX	1020 Diteo	8	0 to +70°C -40 to + 85°C -40 to + 125°C	PDIP20
ST6210CM1/XXX ST6210CM6/XXX ST6210CM3/XXX	— 1836 Bytes		0 to +70°C -40 to + 85°C -40 to + 125°C	PSO20
ST6220CB1/XXX ST6220CB6/XXX ST6220CB3/XXX	2004 Diteo	8	0 to +70°C -40 to + 85°C -40 to + 125°C	PDIP20
ST6220CM1/XXX ST6220CM6/XXX ST6220CM3/XXX	— 3884 Bytes		0 to +70°C -40 to + 85°C -40 to + 125°C	PSO20