# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st72f324j6ta

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Table of Contents**

8.4	ACT	VE-HALT AND HALT MODES	42
	8.4.1	ACTIVE-HALT MODE	42
	8.4.2	HALT MODE	43
9 I/O P	ORTS		45
9.1	INTF		45
9.2	FUN	CTIONAL DESCRIPTION	45
	9.2.1	Input Modes	45
	9.2.2	Output Modes	45
0.0	9.2.3		45
9.3			48
9.4	LOW	POWER MODES	48
9.5	INTE	RRUPTS	48
	9.5.1	I/O Port Implementation	49
10 ON-			51
10.1	I WAI		51
	10.1.1		51
	10.1.2	Main Features	51
	10.1.3	How to Program the Watchdog Timeout	52
	10.1.5	Low Power Modes	54
	10.1.6	Hardware Watchdog Option	54
	10.1.7	Using Halt Mode with the WDG (WDGHALT option)	54
	10.1.8	Interrupts	54
			• •
	10.1.9	Register Description	54
10.2	10.1.9 2 MAIN	Register Description	54 56
10.2	10.1.9 2 MAIN 10.2.1	Register Description	54 56 56
10.2	10.1.9 2 MAIN 10.2.1 10.2.2	Register Description	54 56 56 56
10.2	10.1.9 2 MAIN 10.2.1 10.2.2 10.2.3	Register Description	54 56 56 56 56 56
10.2	10.1.9 2 MAIN 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5	Register Description    N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)    Programmable CPU Clock Prescaler    Clock-out Capability    Real Time Clock Timer (RTC)    Beeper    Low Power Modes	54 56 56 56 56 56 56 57
10.2	10.1.9 2 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6	Register Description    N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) .    Programmable CPU Clock Prescaler    Clock-out Capability    Real Time Clock Timer (RTC)    Beeper    Low Power Modes    Interrupts	54 56 56 56 56 56 56 57 57
10.2	10.1.9 2 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7	Register Description    N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)    Programmable CPU Clock Prescaler    Clock-out Capability    Real Time Clock Timer (RTC)    Beeper    Low Power Modes    Interrupts    Register Description	54 56 56 56 56 56 56 57 57 57
10.2	10.1.9 2 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 3 16-B	Register Description    N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)    Programmable CPU Clock Prescaler    Clock-out Capability    Real Time Clock Timer (RTC)    Beeper    Low Power Modes    Interrupts    Register Description    IT TIMER	54 56 56 56 56 56 56 57 57 57 59
10.2	10.1.9 2 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 3 16-B 10.3.1	Register Description    N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)    Programmable CPU Clock Prescaler    Clock-out Capability    Real Time Clock Timer (RTC)    Beeper    Low Power Modes    Interrupts    Register Description    IT TIMER    Introduction	54 56 56 56 56 56 57 57 57 59 59
10.2 10.3	10.1.9 2 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 3 16-B 10.3.1 10.3.2	Register Description    N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)    Programmable CPU Clock Prescaler    Clock-out Capability    Real Time Clock Timer (RTC)    Beeper    Low Power Modes    Interrupts    Register Description    IT TIMER    Introduction    Main Features	54 56 56 56 56 56 56 57 57 57 59 59 59
10.2	10.1.9 2 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 3 16-B 10.3.1 10.3.2 10.3.3	Register Description    N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)    Programmable CPU Clock Prescaler    Clock-out Capability    Real Time Clock Timer (RTC)    Beeper    Low Power Modes    Interrupts    Register Description    IT TIMER    Introduction    Main Features    Functional Description	54 56 56 56 56 56 56 57 57 57 59 59 59 59
10.2	10.1.9 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 10.2.6 10.2.7 10.3.1 10.3.2 10.3.3 10.3.4	Register Description    N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)    Programmable CPU Clock Prescaler    Clock-out Capability    Real Time Clock Timer (RTC)    Beeper    Low Power Modes    Interrupts    Register Description    IT TIMER    Introduction    Main Features    Functional Description    Low Power Modes	54 56 56 56 56 56 57 57 59 59 59 59 59 71
10.2	10.1.9 2 MAI 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 3 16-B 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5	Register Description    N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC)    Programmable CPU Clock Prescaler    Clock-out Capability    Real Time Clock Timer (RTC)    Beeper    Low Power Modes    Interrupts    Register Description    IT TIMER    Introduction    Main Features    Functional Description    Low Power Modes	54 56 56 56 56 56 56 57 57 59 59 59 59 71 71
10.2	10.1.9 2 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 3 16-B 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7	Register Description N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) . Programmable CPU Clock Prescaler Clock-out Capability Real Time Clock Timer (RTC) Beeper Low Power Modes Interrupts Register Description IT TIMER Introduction Main Features Functional Description Low Power Modes Interrupts Summary of Timer modes Register Description	54 56 56 56 56 56 57 57 59 59 59 59 71 71 72
10.2 10.3	10.1.9 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 \$ SER	Register Description N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) . Programmable CPU Clock Prescaler Clock-out Capability Real Time Clock Timer (RTC) Beeper Low Power Modes Interrupts Register Description IT TIMER Introduction Main Features Functional Description Low Power Modes Interrupts Summary of Timer modes Register Description IAL PERIPHERAL INTERFACE (SPI)	54 56 56 56 56 57 57 59 59 59 71 71 72 79
10.2 10.3	10.1.9 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 4 SER 10.4.1	Register Description V CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) . Programmable CPU Clock Prescaler Clock-out Capability Real Time Clock Timer (RTC) Beeper Low Power Modes Interrupts Register Description IT TIMER Introduction Main Features Functional Description Low Power Modes Interrupts Summary of Timer modes Register Description IAL PERIPHERAL INTERFACE (SPI) Introduction	54 56 56 56 56 57 57 59 59 59 71 71 72 79 79
10.2 10.3	10.1.9 MAIN 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 \$ SER 10.4.1 10.4.2	Register Description	54 56 56 56 57 57 59 59 59 59 71 71 72 79 79 79
10.2 10.3	10.1.9 2 MAI 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 3 16-B 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 4 SER 10.4.1 10.4.2 10.4.3	Register Description V CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) . Programmable CPU Clock Prescaler Clock-out Capability Real Time Clock Timer (RTC) Beeper Low Power Modes Interrupts Register Description IT TIMER Introduction Main Features Functional Description Low Power Modes Interrupts Summary of Timer modes Register Description IAL PERIPHERAL INTERFACE (SPI) Introduction Main Features General Description	54 56 56 56 56 57 59 59 59 71 72 79 79 79 79
10.2 10.3	10.1.9 MAI 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 \$ SER 10.4.1 10.4.2 10.4.3 10.4.4	Register Description N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) . Programmable CPU Clock Prescaler Clock-out Capability Real Time Clock Timer (RTC) Beeper Low Power Modes Interrupts Register Description IT TIMER Introduction Main Features Functional Description Low Power Modes Interrupts Summary of Timer modes Register Description IAL PERIPHERAL INTERFACE (SPI) Introduction Main Features General Description Clock Phase and Clock Polarity	54 56 56 56 57 57 59 59 59 71 71 72 79 79 83
10.2 10.3	10.1.9 MAIR 10.2.1 10.2.2 10.2.3 10.2.4 10.2.5 10.2.6 10.2.7 10.2.6 10.2.7 10.3.3 10.3.4 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 \$ SER 10.4.1 10.4.2 10.4.3 10.4.4 10.4.5	Register Description N CLOCK CONTROLLER WITH REAL TIME CLOCK AND BEEPER (MCC/RTC) . Programmable CPU Clock Prescaler Clock-out Capability Real Time Clock Timer (RTC) Beeper Low Power Modes Interrupts Register Description IT TIMER Introduction Main Features Functional Description Low Power Modes Interrupts Summary of Timer modes Register Description IAL PERIPHERAL INTERFACE (SPI) Introduction Main Features General Description Clock Phase and Clock Polarity Error Flags	54  56  56    56  56  57    57  59  59    59  59  71    71  72  79    79  79  79    83  84

#### PIN DESCRIPTION (Cont'd)

For external pin connection guidelines, refer to See "ELECTRICAL CHARACTERISTICS" on page 116.

Legend / Abbreviations for Table 1:

Туре:	I = input, O = output, S = supply
Input level:	A = Dedicated analog input
In/Output level:	C = CMOS $0.3V_{DD}/0.7V_{DD}$ C <sub>T</sub> = CMOS $0.3V_{DD}/0.7V_{DD}$ with input trigger
Output level:	HS = 20mA high sink (on N-buffer only)
	a and in wation.

Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt <sup>1)</sup>, ana = analog ports
- Output:  $OD = open drain^{2}$ , PP = push-pull

Refer to "I/O PORTS" on page 45 for more details on the software configuration of the I/O ports.

The RESET configuration of each pin is shown in bold. This configuration is valid as long as the device is in reset state.

#### Table 1. Device Pin Description

	Pin	n°				Le	evel			Ρ	ort			Main		
P44	42	P32	32	Pin Name	ype	ut	out		Inp	out		Out	put	function (after	Alternate	Function
TQFI	SDIF	TQFI	SDIF			dul	Out	float	ndm	int	ana	OD	РР	reset)		
6	1	30	1	PB4 (HS)	I/O	$C_T$	HS	Χ	е	i3		Х	Х	Port B4		
7	2	31	2	PD0/AIN0	I/O	$C_T$		Х	Х		Х	Х	Х	Port D0	ADC Analog	Input 0
8	3	32	3	PD1/AIN1	I/O	$C_T$		Χ	Х		Х	Х	Х	Port D1	ADC Analog	Input 1
9	4			PD2/AIN2	I/O	$C_T$		Х	Х		Х	Х	Х	Port D2	ADC Analog	Input 2
10	5			PD3/AIN3	I/O	$C_T$		Х	Х		Х	Х	Х	Port D3	ADC Analog	Input 3
11	6			PD4/AIN4	I/O	$C_T$		Х	Х		Х	Х	Х	Port D4	ADC Analog	Input 4
12	7			PD5/AIN5	I/O	$C_T$		Х	Х		Х	Х	Х	Port D5	ADC Analog	Input 5
13	8	1	4	V <sub>AREF</sub>	S									Analog F	leference Volta	ge for ADC
14	9	2	5	V <sub>SSA</sub>	S									Analog G	around Voltage	
15	10	3	6	PF0/MCO/AIN8	I/O	CT		X	е	i1	х	х	х	Port F0	Main clock out (f <sub>CPU</sub> )	ADC Analog Input 8
16	11	4	7	PF1 (HS)/BEEP	I/O	$C_T$	HS	Х	е	i1		Х	Х	Port F1	Beep signal c	output
17	12			PF2 (HS)	I/O	$C_T$	HS	Х		ei1		Х	Х	Port F2		
18	13	5	8	PF4/OCMP1_A/ AIN10	I/O	C <sub>T</sub>		x	х		x	x	х	Port F4	Timer A Out- put Com- pare 1	ADC Analog Input 10
19	14	6	9	PF6 (HS)/ICAP1_A	I/O	$C_T$	HS	Х	Х			Х	Х	Port F6	Timer A Input	Capture 1
20	15	7	10	PF7 (HS)/ EXTCLK_A	I/O	C <sub>T</sub>	HS	X	Х			х	х	Port F7	t F7 Timer A External Clock Source	
21				V <sub>DD_0</sub>	S									Digital M	ain Supply Vol	tage
22				V <sub>SS_0</sub>	S									Digital G	round Voltage	
23	16	8	11	PC0/OCMP2_B/ AIN12	I/O	CT		x	х		x	х	х	Port C0	Timer B Out- put Com- pare 2	ADC Analog Input 12

Address	Block	Register Label	Register Name	Reset Status	Remarks
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch 003Ch 003Eh 003Fh	TIMER A	TACR2 TACR1 TACSR TAIC1HR TAIC1LR TAOC1HR TAOC1LR TACHR TACHR TACLR TAACHR TAACLR TAACLR TAIC2LR TAIC2LR TAOC2LR	Timer A Control Register 2 Timer A Control Register 1 Timer A Control/Status Register <sup>3)4)</sup> Timer A Input Capture 1 High Register Timer A Input Capture 1 Low Register Timer A Output Compare 1 High Register Timer A Output Compare 1 Low Register Timer A Counter High Register Timer A Counter High Register Timer A Alternate Counter High Register Timer A Alternate Counter High Register Timer A Alternate Counter Low Register Timer A Input Capture 2 High Register <sup>3)</sup> Timer A Input Compare 2 High Register <sup>4)</sup> Timer A Output Compare 2 Low Register <sup>4)</sup>	00h 00h xxxx x0xxb xxh 80h 00h FFh FCh FCh FCh xxh xxh 80h 00h	R/W R/W Read Only Read Only R/W R/W Read Only Read Only
0040h			Reserved Area (1 Byte)		
0041h 0042h 0043h 0045h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch 004Ch 004Eh 004Fh	1hTBCR22hTBCR13hTBCSR4hTBIC1HR5hTBIC1LR6hTBOC1LR7hTBOC1LR8hTIMER B9hTBCLRAhTBACLRChTBIC2HRDhTBIC2HREhTBOC2H R		Timer B Control Register 2 Timer B Control Register 1 Timer B Control/Status Register Timer B Input Capture 1 High Register Timer B Input Capture 1 Low Register Timer B Output Compare 1 High Register Timer B Output Compare 1 Low Register Timer B Counter High Register Timer B Counter High Register Timer B Alternate Counter High Register Timer B Alternate Counter Low Register Timer B Input Capture 2 High Register Timer B Input Capture 2 Low Register Timer B Output Compare 2 High Register Timer B Output Compare 2 Low Register	00h 00h xxxx x0xxb xxh 80h 00h FFh FCh FCh FCh xxh xxh 80h 00h	R/W R/W Read Only Read Only R/W R/W Read Only Read Only
0050h 0051h 0052h 0053h 0054h 0055h 0056h 0057h	SCI	SCISR SCIDR SCIBRR SCICR1 SCICR2 SCIERPR SCIETPR	SCI Status Register SCI Data Register SCI Baud Rate Register SCI Control Register 1 SCI Control Register 2 SCI Extended Receive Prescaler Register Reserved area SCI Extended Transmit Prescaler Register	C0h xxh 00h x000 0000h 00h 00h  00h	Read Only R/W R/W R/W R/W R/W
0058h to 006Fh			Reserved Area (24 Bytes)		
0070h 0071h 0072h	ADC	ADCCSR ADCDRH ADCDRL	Control/Status Register Data High Register Data Low Register	00h 00h 00h	R/W Read Only Read Only
0073h 007Fh			Reserved Area (13 Bytes)		

57

#### RESET SEQUENCE MANAGER (Cont'd)

The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

#### 6.3.3 External Power-On RESET

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until  $V_{DD}$  is over the minimum level specified for the selected  $f_{OSC}$  frequency.

A proper reset signal for a slow rising  $V_{DD}$  supply can generally be provided by an external RC network connected to the RESET pin.

### 6.3.4 Internal Low Voltage Detector (LVD) RESET

Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

- Power-On RESET
- Voltage Drop RESET

The device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low when  $V_{DD}{<}V_{IT{+}}$  (rising edge) or  $V_{DD}{<}V_{IT{-}}$  (falling edge) as shown in Figure 14.

The LVD filters spikes on  $V_{DD}$  larger than  $t_{g(VDD)}$  to avoid parasitic resets.

#### 6.3.5 Internal Watchdog RESET

The RESET sequence generated by a internal Watchdog counter overflow is shown in Figure 14.

Starting from the Watchdog counter underflow, the device RESET pin acts as an output that is pulled low during at least  $t_{w(RSTL)out}$ .



#### Figure 14. RESET Sequences

#### **6.4 SYSTEM INTEGRITY MANAGEMENT (SI)**

The System Integrity Management block contains the Low Voltage Detector (LVD) and Auxiliary Voltage Detector (AVD) functions. It is managed by the SICSR register.

#### 6.4.1 Low Voltage Detector (LVD)

The Low Voltage Detector function (LVD) generates a static reset when the  $V_{DD}$  supply voltage is below a  $V_{IT}$  reference value. This means that it secures the power-up as well as the power-down keeping the ST7 in reset.

The  $V_{IT-}$  reference value for a voltage drop is lower than the  $V_{IT+}$  reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when  $V_{\text{DD}}$  is below:

- $V_{\text{IT+}}$  when  $V_{\text{DD}}$  is rising
- $-V_{IT_{-}}$  when  $V_{DD}$  is falling

57/

The LVD function is illustrated in Figure 15.

The voltage threshold can be configured by option byte to be low, medium or high.

Provided the minimum  $V_{DD}$  value (guaranteed for the oscillator frequency) is above  $V_{\text{IT-}},$  the MCU can only be in two modes:

Figure 15. Low Voltage Detector vs Reset

- under full software control
- in static safe reset

In these conditions, secure operation is always ensured for the application without the need for external reset hardware.

During a Low Voltage Detector Reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

#### Notes:

The LVD allows the device to be used without any external RESET circuitry.

If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range. Below 3.8V, device operation is not guaranteed.

The LVD is an optional function which can be selected by option byte.

It is recommended to make sure that the  $V_{DD}$  supply voltage rises monotonously when the device is exiting from Reset, to ensure the application functions properly.



#### I/O PORTS (Cont'd)

### Table 13. I/O Port Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
Rese of all I/O p	t Value ort registers	0	0	0	0	0	0	0	0
0000h	PADR								
0001h	PADDR	MSB							LSB
0002h	PAOR								
0003h	PBDR								
0004h	PBDDR	MSB							LSB
0005h	PBOR								
0006h	PCDR								
0007h	PCDDR	MSB							LSB
0008h	PCOR								
0009h	PDDR								
000Ah	PDDDR	MSB							LSB
000Bh	PDOR								
000Ch	PEDR								
000Dh	PEDDR	MSB							LSB
000Eh	PEOR								
000Fh	PFDR								
0010h	PFDDR	MSB							LSB
0011h	PFOR								



### **10 ON-CHIP PERIPHERALS**

#### **10.1 WATCHDOG TIMER (WDG)**

#### 10.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

#### 10.1.2 Main Features

- Programmable free-running downcounter
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero
- HALT Optional reset on instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte

#### 10.1.3 Functional Description

The counter value stored in the Watchdog Control register (WDGCR bits T[6:0]), is decremented every 16384 f<sub>OSC2</sub> cycles (approx.), and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically 500ns.

The application program must write in the WDGCR register at regular intervals during normal operation to prevent an MCU reset. This downcounter is free-running: it counts down even if the watchdog is disabled. The value to be stored in the WDGCR register must be between FFh and C0h:

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset (see Figure 32. Approximate Timeout Duration). The timing varies between a minimum and a maximum value due to the unknown status of the prescaler when writing to the WDGCR register (see Figure 33).

Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

If the watchdog is activated, the HALT instruction will generate a Reset.



#### Figure 31. Watchdog Block Diagram

5/

57



Figure 45. Pulse Width Modulation Mode Timing Example with 2 Output Compare Functions



#### 10.3.3.6 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.

Pulse Width Modulation mode uses the complete Output Compare 1 function plus the OC2R register, and so this functionality can not be used when PWM mode is activated.

In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are taken into account only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1).

#### Procedure

To use pulse width modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- 2. Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1=0 and OLVL2=1) using the formula in the opposite column.
- 3. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC1R register.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC2R register.
- 4. Select the following in the CR2 register:
  - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
  - Set the PWM bit.
  - Select the timer clock (CC[1:0]) (see Table 16 Clock Control Bits).



If OLVL1=1 and OLVL2=0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.

The OC*i*R register value required for a specific timing application can be calculated using the following formula:

$$OC/R Value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Signal or pulse period (in seconds)

 $f_{CPU} = CPU \operatorname{clock} \operatorname{frequency} (\operatorname{in} \operatorname{hertz})$ 

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 16)

If the timer clock is an external clock the formula is:

$$OC/R = t * f_{EXT} - 5$$

Where:

t

= Signal or pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 45)

#### Notes:

- 1. After a write instruction to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- 2. The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output Compare interrupt is inhibited.
- 3. The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
- 4. In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generates interrupt if ICIE is set.
- 5. When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
- 6. In Flash devices, the TAOC2HR, TAOC2LR registers in Timer A are "write only". A read operation returns an undefined value.

7. In Flash devices, the ICAP2 registers (TAIC2HR, TAIC2LR) are not available in Timer A. The ICF2 bit is forced by hardware to 0.



#### **10.3.7 Register Description**

Each Timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

#### **CONTROL REGISTER 1 (CR1)**

#### Read/Write

Reset Value: 0000 0000 (00h)

7							0
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1

Bit 7 = ICIE Input Capture Interrupt Enable.

0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

Bit 6 = **OCIE** *Output Compare Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

Bit 5 = **TOIE** *Timer Overflow Interrupt Enable.* 

0: Interrupt is inhibited.

1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.

#### Bit 4 = FOLV2 Forced Output Compare 2.

This bit is set and cleared by software.

- 0: No effect on the OCMP2 pin.
- 1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.

#### Bit 3 = FOLV1 Forced Output Compare 1.

This bit is set and cleared by software.

- 0: No effect on the OCMP1 pin.
- 1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.

#### Bit 2 = OLVL2 Output Level 2.

This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse Mode and Pulse Width Modulation mode.

#### Bit 1 = IEDG1 Input Edge 1.

This bit determines which type of level transition on the ICAP1 pin will trigger the capture.

0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

#### Bit 0 = **OLVL1** *Output Level 1.*

The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.



#### **INPUT CAPTURE 1 HIGH REGISTER (IC1HR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the input capture 1 event).

7				0	
MSB				LSB	

#### **INPUT CAPTURE 1 LOW REGISTER (IC1LR)**

#### Read Only

**Reset Value: Undefined** 

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input capture 1 event).

57/

7				0	
MSB				LSB	

#### OUTPUT COMPARE 1 HIGH REGISTER (OC1HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7				0	
MSB				LSB	

#### OUTPUT COMPARE 1 LOW REGISTER (OC1LR)

#### Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0
MSB				LSB

#### OUTPUT COMPARE 2 HIGH REGISTER (OC2HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7				0
MSB				LSB

**Note:** In Flash devices, the Timer A OC2HR register is write-only.

# OUTPUT COMPARE 2 LOW REGISTER (OC2LR)

#### Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0
MSB				LSB

**Note:** In Flash devices, the Timer A OC2LR register is write-only.

#### **COUNTER HIGH REGISTER (CHR)**

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7				0	
MSB				LSB	

#### **COUNTER LOW REGISTER (CLR)**

Read Only Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the CSR register clears the TOF bit.

7				0
MSB				LSB



#### SERIAL PERIPHERAL INTERFACE (Cont'd)

#### 10.4.3.2 Slave Select Management

As an alternative to using the  $\overline{SS}$  pin to control the Slave Select signal, the application can choose to manage the Slave Select signal by software. This is configured by the SSM bit in the SPICSR register (see Figure 49)

In software management, the external  $\overline{SS}$  pin is free for other application uses and the internal  $\overline{SS}$ signal level is driven by writing to the SSI bit in the SPICSR register.

#### In Master mode:

57/

- SS internal must be held high continuously

#### In Slave Mode:

There are two cases depending on the data/clock timing relationship (see Figure 48):

- If CPHA=1 (data latched on 2nd clock edge):
  - $\overline{SS}$  internal must be held low during the entire transmission. This implies that in single slave applications the  $\overline{SS}$  pin either can be tied to  $V_{SS}$ , or made free for standard I/O by managing the  $\overline{SS}$  function by software (SSM= 1 and SSI=0 in the in the SPICSR register)

If CPHA=0 (data latched on 1st clock edge):

 $-\overline{SS}$  internal must be held low during byte transmission and pulled high between each byte to allow the slave to write to the shift register. If SS is not pulled high, a Write Collision error will occur when the slave writes to the shift register (see Section 10.4.5.3).



#### Figure 49. Hardware/Software Slave Select Management



#### SERIAL PERIPHERAL INTERFACE (Cont'd)

57

Table 19. SPI Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0021h	SPIDR	MSB							LSB
	Reset Value	х	х	х	х	х	х	х	х
00006	SPICR	SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0
0022h	Reset Value	0	0	0	0	х	х	х	х
0023h	SPICSR	SPIF	WCOL	OR	MODF		SOD	SSM	SSI
	Reset Value	0	0	0	0	0	0	0	0

#### SERIAL COMMUNICATIONS INTERFACE (Cont'd)

### 10.5.7 Register Description STATUS REGISTER (SCISR)

Read Only Reset Value: 1100 0000 (C0h)

7							0
TDRE	тс	RDRF	IDLE	OR	NF	FE	PE

#### Bit 7 = **TDRE** *Transmit data register empty.*

This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

0: Data is not transferred to the shift register

1: Data is transferred to the shift register

**Note:** Data is not transferred to the shift register unless the TDRE bit is cleared.

#### Bit 6 = TC Transmission complete.

This bit is set by hardware when transmission of a frame containing Data is complete. An interrupt is generated if TCIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

0: Transmission is not complete

1: Transmission is complete

**Note:** TC is not set after the transmission of a Preamble or a Break.

#### Bit 5 = **RDRF** *Received data ready flag.*

This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: Data is not received

1: Received data is ready to be read

#### Bit 4 = **IDLE** *Idle line detect.*

This bit is set by hardware when a Idle Line is detected. An interrupt is generated if the ILIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Idle Line is detected

1: Idle Line is detected

**Note:** The IDLE bit is not set again until the RDRF bit has been set itself (that is, a new idle line occurs).

#### Bit 3 = **OR** Overrun error.

This bit is set by hardware when the word currently being received in the shift register is ready to be transferred into the RDR register while RDRF = 1. An interrupt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Overrun error

1: Overrun error is detected

**Note:** When this bit is set RDR register content is not lost but the shift register is overwritten.

#### Bit 2 = NF Noise flag.

This bit is set by hardware when noise is detected on a received frame. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No noise is detected

1: Noise is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.

#### Bit 1 = **FE** Framing error.

This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Framing error is detected

1: Framing error or break character is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both frame error and overrun error, it will be transferred and only the OR bit will be set.

#### Bit 0 = **PE** Parity error.

This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by a software sequence (a read to the status register followed by an access to the SCIDR data register). An interrupt is generated if PIE = 1 in the SCICR1 register. 0: No parity error

1: Parity error



#### SERIAL COMMUNICATIONS INTERFACE (Cont'd) EXTENDED RECEIVE PRESCALER DIVISION REGISTER (SCIERPR)

#### Read/Write

Reset Value: 0000 0000 (00h)

Allows setting of the Extended Prescaler rate division factor for the receive circuit.

7							0
ERPR							
7	6	5	4	3	2	1	0

### Bits 7:0 = **ERPR[7:0]** 8-bit Extended Receive Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 3.) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

### Table 21. Baudrate Selection

## EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (SCIETPR)

#### Read/Write

Reset Value:0000 0000 (00h)

Allows setting of the External Prescaler rate division factor for the transmit circuit.

7							0
ETPR							
7	6	5	4	3	2	1	0

## Bits 7:0 = **ETPR[7:0]** 8-bit Extended Transmit Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 3.) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

47/

	Parameter		Conditions			Baud	
Symbol		f <sub>CPU</sub>	Accuracy vs Standard	Prescaler	Standard	Rate	Unit
f <sub>Tx</sub> f <sub>Rx</sub>	Communication frequency	8 MHz	~0.16%	Conventional Mode TR (or RR)=128, PR=13 TR (or RR)= 32, PR=13 TR (or RR)= 16, PR=13 TR (or RR)= 8, PR=13 TR (or RR)= 4, PR=13 TR (or RR)= 16, PR= 3 TR (or RR)= 2, PR=13 TR (or RR)= 1, PR=13	300 1200 2400 4800 9600 10400 19200 38400	~300.48 ~1201.92 ~2403.84 ~4807.69 ~9615.38 ~10416.67 ~19230.77 ~38461.54	Hz
			~0.79%	Extended Mode ETPR (or ERPR) = 35, TR (or RR)= 1, PR=1	14400	~14285.71	

#### **OPERATING CONDITIONS** (Cont'd)

#### **12.4 LVD/AVD CHARACTERISTICS**

#### 12.4.1 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for  $\mathsf{T}_\mathsf{A}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Design and a set of the set of the set of the	VD level = High in option byte	4.0 <sup>1)</sup>	4.2	4.5	
V <sub>IT+(LVD)</sub>	Reset release threshold	VD level = Med. in option byte <sup>2)</sup>	3.55 <sup>1)</sup>	3.75	4.0 <sup>1)</sup>	
		VD level = Low in option byte <sup>2)</sup>	2.95 <sup>1)</sup>	3.15	3.35 <sup>1)</sup>	v
	Design and the should be	VD level = High in option byte	3.8	4.0	4.25 <sup>1)</sup>	v
V <sub>IT-(LVD)</sub>	Reset generation threshold	VD level = Med. in option byte <sup>2)</sup>	3.35 <sup>1)</sup>	3.55	3.75 <sup>1)</sup>	
		VD level = Low in option byte <sup>2)</sup>	2.8 <sup>1)</sup>	3.0	3.15 <sup>1)</sup>	
V <sub>hys(LVD)</sub>	LVD voltage threshold hysteresis 1)	V <sub>IT+(LVD)</sub> -V <sub>IT-(LVD)</sub>	150	200	250	mV
Vt <sub>POR</sub>	V <sub>DD</sub> rise time <sup>1)</sup>		6μs/V		100ms/V	
t <sub>g(VDD)</sub>	Filtered glitch delay on $V_{DD}^{1)}$	Not detected by the LVD			40	ns

#### Notes:

1. Data based on characterization results, not tested in production.

2. If the medium or low thresholds are selected, the detection may occur outside the specified operating voltage range.

#### 12.4.2 Auxiliary Voltage Detector (AVD) Thresholds

Subject to general operating conditions for  $\mathsf{T}_\mathsf{A}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	$1 \rightarrow 0$ AV/DE flog toggle threshold	VD level = High in option byte	4.4 <sup>1)</sup>	4.6	4.9	
V <sub>IT+(AVD)</sub>	$I \Rightarrow 0 \text{ AVDF hay toggle threshold}$	VD level = Med. in option byte	3.95 <sup>1)</sup>	4.15	4.4 <sup>1)</sup>	
. ,	(VDD lise)	VD level = Low in option byte	3.4 <sup>1)</sup>	3.6	3.8 <sup>1)</sup>	v
	$0 \rightarrow 1$ AVDE flog toggle threshold	VD level = High in option byte	4.2	4.4	4.65 <sup>1)</sup>	v
V <sub>IT-(AVD)</sub>	$(V_{-}, fall)$	VD level = Med. in option byte	3.75 <sup>1)</sup>	4.0	4.2 <sup>1)</sup>	
		VD level = Low in option byte	3.2 <sup>1)</sup>	3.4	3.6 <sup>1)</sup>	
V <sub>hys(AVD)</sub>	AVD voltage threshold hysteresis	V <sub>IT+(AVD)</sub> -V <sub>IT-(AVD)</sub>		200		mV
$\Delta V_{IT}$	Voltage drop between AVD flag set and LVD reset activated	V <sub>IT-(AVD)</sub> -V <sub>IT-(LVD)</sub>		450		mV

1. Data based on characterization results not tested in production.

#### EMC CHARACTERISTICS (Cont'd)

### 12.8.3 Absolute Maximum Ratings (Electrical Sensitivity)

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

#### 12.8.3.1 Electro-Static Discharge (ESD)

Electro-Static Discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). Two models can be simulated: Human Body Model and Machine Model. This test conforms to the JESD22-A114A/A115A standard.

#### Absolute Maximum Ratings

Symbol	Ratings	Conditions	Maximum value 1)	Unit
V <sub>ESD(HBM)</sub>	Electro-static discharge voltage (Human Body Model)	T <sub>A</sub> =+25°C	2000	
V <sub>ESD(MM)</sub>	Electro-static discharge voltage (Machine Model)	T <sub>A</sub> =+25°C	200	V
V <sub>ESD(CD)</sub>	Electro-static discharge voltage (Charged Device Model)	T <sub>A</sub> =+25°C	250	

#### Notes:

1. Data based on characterization results, not tested in production.

- 12.8.3.2 Static and Dynamic Latch-Up
- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.
- DLU: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards. For more details, refer to the application note AN1181.

#### **Electrical Sensitivities**

Symbol	Parameter	Conditions	Class <sup>1)</sup>
		T <sub>A</sub> =+25°C	А
LU	Static latch-up class	T <sub>A</sub> =+85°C	A
		T <sub>A</sub> =+125°C	A
DLU	Dynamic latch-up class	$V_{DD}$ =5.5V, f <sub>OSC</sub> =4MHz, T <sub>A</sub> =+25°C	А

#### Notes:

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

#### ADC CHARACTERISTICS (Cont'd)





#### Notes:

57

1.  $C_{PARASITIC}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3pF). A high  $C_{PARASITIC}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced. 2. This graph shows that depending on the input signal variation ( $f_{AIN}$ ),  $C_{AIN}$  can be increased for stabilization time and decreased to allow the use of a larger serial resistor ( $R_{AIN}$ ).

#### 14.4 DEVELOPMENT TOOLS

STMicroelectronics offers a range of hardware and software development tools for the ST7 microcontroller family. Full details of tools available for the ST7 from third party manufacturers can be obtain from the STMicroelectronics Internet site: → http://:mcu.st.com.

Tools from these manufacturers include C compliers, emulators and gang programmers.

#### Emulators

Two types of emulators are available from ST for the ST72324 family:

- ST7 DVP3 entry-level emulator offers a flexible and modular debugging and programming solution. SDIP42 & SDIP32 probes/adapters are included, other packages need a specific connection kit (refer to Table 28)
- ST7 EMU3 high-end emulator is delivered with everything (probes, TEB, adapters etc.) needed to start emulating the ST72324 family. To configure it to emulate other ST7 subfamily devices, the active probe for the ST7EMU3 can be changed and the ST7EMU3 probe is designed for easy interchange of TEBs (Target Emulation Board). See Table 28.

#### In-circuit Debugging Kit

#### **Table 28. STMicroelectronics Development Tools**

Two configurations are available from ST:

- STXF521-IND/USB: Low-cost In-Circuit Debugging kit from Softec Microsystems. Includes STX-InDART/USB board (USB port) and a specific demo board for ST72521 (TQFP64)
- STxF-INDART

#### **Flash Programming tools**

- ST7-STICK ST7 In-circuit Communication Kit, a complete software/hardware package for programming ST7 Flash devices. It connects to a host PC parallel port and to the target board or socket board via ST7 ICC connector.
- ICC Socket Boards provide an easy to use and flexible means of programming ST7 Flash devices. They can be connected to any tool that supports the ST7 ICC interface, such as ST7 EMU3, ST7-DVP3, inDART, ST7-STICK, or many third-party development tools.

#### **Evaluation board**

ST7232x-EVAL with ICC connector for programming capability. Provides direct connection to ST7-DVP3 emulator. Supplied with daughter boards (core module) for ST72F321, ST72F324 & ST72F521 (the ST72F321 & ST72F324 chips are not included)

Supported Products	Emulation				Programming
	ST7 DVP3 Series		ST7 EMU3 series		
	Emulator	Connection kit	Emulator	Active Probe & T.E.B.	ICC Socket Board
ST72324BJ, ST72F324J, ST72F324BJ	ST7MDT20-DVP3	ST7MDT20-T44/ DVP	ST7MDT20J- EMU3	ST7MDT20J-TEB	ST7SB20J/xx <sup>1</sup>
ST72324BK, ST72F324K, ST72F324BK	ST7MDT20-DVP3	ST7MDT20-T32/ DVP			

Note 1: Add suffix /EU, /UK, /US for the power supply of your region.