

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | ST7   |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | SCI, SPI  |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 24  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 512 x 8   |
| Voltage - Supply (Vcc/Vdd) | 3.8V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 32-LQFP   |
| Supplier Device Package    | -   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/st72f324k4t6tr">https://www.e-xfl.com/product-detail/stmicroelectronics/st72f324k4t6tr</a> |

| Address              | Block                    | Register Label                                      | Register Name  | Reset Status | Remarks   |
|----------------------|--------------------------|---|--|--------------|-----------|
| 0031h                | TIMER A                  | TACR2   | Timer A Control Register 2                           | 00h          | R/W       |
| 0032h                |                          | TACR1   | Timer A Control Register 1                           | 00h          | R/W       |
| 0033h                |                          | TACSR   | Timer A Control/Status Register <sup>3)4)</sup>      | xxxx x0xxb   | R/W       |
| 0034h                |                          | TAIC1HR   | Timer A Input Capture 1 High Register                | xxh          | Read Only |
| 0035h                |                          | TAIC1LR   | Timer A Input Capture 1 Low Register                 | xxh          | Read Only |
| 0036h                |                          | TAOC1HR   | Timer A Output Compare 1 High Register               | 80h          | R/W       |
| 0037h                |                          | TAOC1LR   | Timer A Output Compare 1 Low Register                | 00h          | R/W       |
| 0038h                |                          | TACHR   | Timer A Counter High Register                        | FFh          | Read Only |
| 0039h                |                          | TACL  | Timer A Counter Low Register                         | FCh          | Read Only |
| 003Ah                |                          | TAACHR  | Timer A Alternate Counter High Register              | FFh          | Read Only |
| 003Bh                |                          | TAACL   | Timer A Alternate Counter Low Register               | FCh          | Read Only |
| 003Ch                |                          | TAIC2HR   | Timer A Input Capture 2 High Register <sup>3)</sup>  | xxh          | Read Only |
| 003Dh                |                          | TAIC2LR   | Timer A Input Capture 2 Low Register <sup>3)</sup>   | xxh          | Read Only |
| 003Eh                |                          | TAOC2HR   | Timer A Output Compare 2 High Register <sup>4)</sup> | 80h          | R/W       |
| 003Fh                | TAOC2LR                  | Timer A Output Compare 2 Low Register <sup>4)</sup> | 00h  | R/W          |           |
| 0040h                | Reserved Area (1 Byte)   |   |  |              |           |
| 0041h                | TIMER B                  | TBCR2   | Timer B Control Register 2                           | 00h          | R/W       |
| 0042h                |                          | TBCR1   | Timer B Control Register 1                           | 00h          | R/W       |
| 0043h                |                          | TBCSR   | Timer B Control/Status Register                      | xxxx x0xxb   | R/W       |
| 0044h                |                          | TBIC1HR   | Timer B Input Capture 1 High Register                | xxh          | Read Only |
| 0045h                |                          | TBIC1LR   | Timer B Input Capture 1 Low Register                 | xxh          | Read Only |
| 0046h                |                          | TBOC1HR   | Timer B Output Compare 1 High Register               | 80h          | R/W       |
| 0047h                |                          | TBOC1LR   | Timer B Output Compare 1 Low Register                | 00h          | R/W       |
| 0048h                |                          | TBCHR   | Timer B Counter High Register                        | FFh          | Read Only |
| 0049h                |                          | TBCLR   | Timer B Counter Low Register                         | FCh          | Read Only |
| 004Ah                |                          | TBACHR  | Timer B Alternate Counter High Register              | FFh          | Read Only |
| 004Bh                |                          | TBACL   | Timer B Alternate Counter Low Register               | FCh          | Read Only |
| 004Ch                |                          | TBIC2HR   | Timer B Input Capture 2 High Register                | xxh          | Read Only |
| 004Dh                |                          | TBIC2LR   | Timer B Input Capture 2 Low Register                 | xxh          | Read Only |
| 004Eh                |                          | TBOC2HR   | Timer B Output Compare 2 High Register               | 80h          | R/W       |
| 004Fh                | TBOC2LR                  | Timer B Output Compare 2 Low Register               | 00h  | R/W          |           |
| 0050h                | SCI                      | SCISR   | SCI Status Register                                  | C0h          | Read Only |
| 0051h                |                          | SCIDR   | SCI Data Register                                    | xxh          | R/W       |
| 0052h                |                          | SCIBRR  | SCI Baud Rate Register                               | 00h          | R/W       |
| 0053h                |                          | SCICR1  | SCI Control Register 1                               | x000 0000h   | R/W       |
| 0054h                |                          | SCICR2  | SCI Control Register 2                               | 00h          | R/W       |
| 0055h                |                          | SCIERPR   | SCI Extended Receive Prescaler Register              | 00h          | R/W       |
| 0056h                |                          |   | Reserved area  | ---          |           |
| 0057h                |                          | SCIETPR   | SCI Extended Transmit Prescaler Register             | 00h          | R/W       |
| 0058h<br>to<br>006Fh | Reserved Area (24 Bytes) |   |  |              |           |
| 0070h                | ADC                      | ADCCSR  | Control/Status Register                              | 00h          | R/W       |
| 0071h                |                          | ADCDRH  | Data High Register                                   | 00h          | Read Only |
| 0072h                |                          | ADCRL   | Data Low Register                                    | 00h          | Read Only |
| 0073h<br>007Fh       | Reserved Area (13 Bytes) |   |  |              |           |

**SYSTEM INTEGRITY MANAGEMENT (Cont'd)**

**6.4.4 Register Description**

**SYSTEM INTEGRITY (SI) CONTROL/STATUS REGISTER (SICSR)**

Read/Write

Reset Value: 000x 000x (00h)

|   |           |          |           |   |   |   |           |
|---|-----------|----------|-----------|---|---|---|-----------|
| 7 |           |          |           |   |   |   | 0         |
| 0 | AVD<br>IE | AVD<br>F | LVD<br>RF | 0 | 0 | 0 | WDG<br>RF |

Bit 7 = Reserved, must be kept cleared.

Bit 6 = **AVDIE** *Voltage Detector interrupt enable*  
 This bit is set and cleared by software. It enables an interrupt to be generated when the AVDF flag changes (toggles). The pending interrupt information is automatically cleared when software enters the AVD interrupt routine.  
 0: AVD interrupt disabled  
 1: AVD interrupt enabled

Bit 5 = **AVDF** *Voltage Detector flag*  
 This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit changes value. Refer to Figure 16 and to Section 6.4.2.1 for additional details.  
 0:  $V_{DD}$  over  $V_{IT+(AVD)}$  threshold  
 1:  $V_{DD}$  under  $V_{IT-(AVD)}$  threshold

Bit 4 = **LVDRF** *LVD reset flag*  
 This bit indicates that the last Reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared by software (writing zero). See WDGRF flag description for more details. When the LVD is disabled by OPTION BYTE, the LVDRF bit value is undefined.

Bits 3:1 = Reserved, must be kept cleared.

Bit 0 = **WDGRF** *Watchdog reset flag*  
 This bit indicates that the last Reset was generated by the Watchdog peripheral. It is set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).  
 Combined with the LVDRF flag information, the flag description is given by the following table.

| RESET Sources      | LVDRF | WDGRF |
|--------------------|-------|-------|
| External RESET pin | 0     | 0     |
| Watchdog           | 0     | 1     |
| LVD                | 1     | X     |

**Application notes**

The LVDRF flag is not cleared when another RESET type occurs (external or watchdog), the LVDRF flag remains set to keep trace of the original failure.  
 In this case, a watchdog reset can be detected by software while an external reset can not.

**CAUTION:** When the LVD is not activated with the associated option byte, the WDGRF flag can not be used in the application.

**INTERRUPTS** (Cont'd)

**7.7 EXTERNAL INTERRUPT CONTROL REGISTER (EICR)**

Read/Write

Reset Value: 0000 0000 (00h)

|      |      |     |      |      |     |   |   |
|------|------|-----|------|------|-----|---|---|
| 7    |      |     |      |      |     |   | 0 |
| IS11 | IS10 | IPB | IS21 | IS20 | IPA | 0 | 0 |

Bit 7:6 = **IS1[1:0]** *ei2 and ei3 sensitivity*  
 The interrupt sensitivity, defined using the IS1[1:0] bits, is applied to the following external interrupts:  
 - ei2 (port B3..0)

| IS11 | IS10 | External Interrupt Sensitivity |                          |
|------|------|--------------------------------|--------------------------|
|      |      | IPB bit =0                     | IPB bit =1               |
| 0    | 0    | Falling edge & low level       | Rising edge & high level |
| 0    | 1    | Rising edge only               | Falling edge only        |
| 1    | 0    | Falling edge only              | Rising edge only         |
| 1    | 1    | Rising and falling edge        |                          |

- ei3 (port B4)

| IS11 | IS10 | External Interrupt Sensitivity |
|------|------|--------------------------------|
| 0    | 0    | Falling edge & low level       |
| 0    | 1    | Rising edge only               |
| 1    | 0    | Falling edge only              |
| 1    | 1    | Rising and falling edge        |

These 2 bits can be written only when I1 and I0 of the CC register are both set to 1 (level 3).

Bit 5 = **IPB** *Interrupt polarity for port B*  
 This bit is used to invert the sensitivity of the port B [3:0] external interrupts. It can be set and cleared by software only when I1 and I0 of the CC register are both set to 1 (level 3).  
 0: No sensitivity inversion  
 1: Sensitivity inversion

Bit 4:3 = **IS2[1:0]** *ei0 and ei1 sensitivity*  
 The interrupt sensitivity, defined using the IS2[1:0] bits, is applied to the following external interrupts:

- ei0 (port A3..0)

| IS21 | IS20 | External Interrupt Sensitivity |                          |
|------|------|--------------------------------|--------------------------|
|      |      | IPA bit =0                     | IPA bit =1               |
| 0    | 0    | Falling edge & low level       | Rising edge & high level |
| 0    | 1    | Rising edge only               | Falling edge only        |
| 1    | 0    | Falling edge only              | Rising edge only         |
| 1    | 1    | Rising and falling edge        |                          |

- ei1 (port F2..0)

| IS21 | IS20 | External Interrupt Sensitivity |
|------|------|--------------------------------|
| 0    | 0    | Falling edge & low level       |
| 0    | 1    | Rising edge only               |
| 1    | 0    | Falling edge only              |
| 1    | 1    | Rising and falling edge        |

These 2 bits can be written only when I1 and I0 of the CC register are both set to 1 (level 3).

Bit 2 = **IPA** *Interrupt polarity for port A*  
 This bit is used to invert the sensitivity of the port A [3:0] external interrupts. It can be set and cleared by software only when I1 and I0 of the CC register are both set to 1 (level 3).  
 0: No sensitivity inversion  
 1: Sensitivity inversion

Bits 1:0 = Reserved, must always be kept cleared.

I/O PORTS (Cont'd)

Figure 29. I/O Port General Block Diagram




Table 10. I/O Port Mode Options


| Configuration Mode |                                 | Pull-Up | P-Buffer | Diodes             |                    |
|--------------------|---------------------------------|---------|----------|--------------------|--------------------|
|                    |                                 |         |          | to V <sub>DD</sub> | to V <sub>SS</sub> |
| Input              | Floating with/without Interrupt | Off     | Off      | On                 | On                 |
|                    | Pull-up with/without Interrupt  | On      |          |                    |                    |
| Output             | Push-pull                       | Off     | On       | On                 | On                 |
|                    | Open Drain (logic level)        |         | Off      |                    |                    |
|                    | True Open Drain                 | NI      | NI       | NI (see note)      |                    |

**Legend:** NI - not implemented  
 Off - implemented not activated  
 On - implemented and activated

**Note:** The diode to V<sub>DD</sub> is not implemented in the true open drain pads. A local protection between the pad and V<sub>SS</sub> is implemented to protect the device against positive stress.

I/O PORTS (Cont'd)

Table 11. I/O Port Configurations



Notes:

1. When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register will read the alternate function output status.
2. When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.

16-BIT TIMER (Cont'd)

Figure 39. Input Capture Block Diagram





Figure 40. Input Capture Timing Diagram



**16-BIT TIMER (Cont'd)**

**10.3.3.5 One Pulse Mode**


One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.

The one pulse mode uses the Input Capture1 function and the Output Compare1 function.

**Procedure:**

To use one pulse mode:

1. Load the OC1R register with the value corresponding to the length of the pulse (see the formula in the opposite column).
2. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse.
  - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
3. Select the following in the CR2 register:
  - Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1 function.
  - Set the OPM bit.
  - Select the timer clock CC[1:0] (see Table 16 Clock Control Bits).



Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the Input Capture interrupt request (i.e. clearing the ICFi bit) is done in two steps:

1. Reading the SR register while the ICFi bit is set.
2. An access (read or write) to the ICiLR register.

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OC1R \text{ Value} = \frac{t * f_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see Table 16 Clock Control Bits)

If the timer clock is an external clock the formula is:

$$OC1R = t * f_{EXT} - 5$$

Where:

t = Pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin, (See Figure 44).

**Notes:**

1. The OCF1 bit cannot be set by hardware in one pulse mode but the OCF2 bit can generate an Output Compare interrupt.
2. When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
3. If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.
4. The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
5. When one pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.
6. In Flash devices, Timer A OCF2 bit is forced by hardware to 0.



**SERIAL PERIPHERAL INTERFACE (Cont'd)****10.4.8 Register Description****CONTROL REGISTER (SPICR)**

Read/Write

Reset Value: 0000 xxxx (0xh)

|      |     |      |      |      |      |      |      |
|------|-----|------|------|------|------|------|------|
| 7    |     |      |      |      |      |      | 0    |
| SPIE | SPE | SPR2 | MSTR | CPOL | CPHA | SPR1 | SPR0 |

Bit 7 = **SPIE** *Serial Peripheral Interrupt Enable*.

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SPI interrupt is generated whenever  
SPIF=1, MODF=1 or OVR=1 in the SPICSR  
register

Bit 6 = **SPE** *Serial Peripheral Output Enable*.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,  $\overline{SS}=0$  (see Section 10.4.5.1 Master Mode Fault (MODF)). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.

0: I/O pins free for general purpose I/O

1: SPI I/O pin alternate functions enabled

Bit 5 = **SPR2** *Divider Enable*.

This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to Table 18 SPI Master mode SCK Frequency.

0: Divider by 2 enabled

1: Divider by 2 disabled

**Note:** This bit has no effect in slave mode.

Bit 4 = **MSTR** *Master Mode*.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode,  $\overline{SS}=0$  (see Section 10.4.5.1 Master Mode Fault (MODF)).

0: Slave mode

1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.

Bit 3 = **CPOL** *Clock Polarity*.

This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.

0: SCK pin has a low level idle state

1: SCK pin has a high level idle state

**Note:** If CPOL is changed at the communication byte boundaries, the SPI must be disabled by re-setting the SPE bit.

Bit 2 = **CPHA** *Clock Phase*.

This bit is set and cleared by software.

0: The first clock transition is the first data capture edge.

1: The second clock transition is the first capture edge.

**Note:** The slave must have the same CPOL and CPHA settings as the master.

Bits 1:0 = **SPR[1:0]** *Serial Clock Frequency*.

These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode.

**Note:** These 2 bits have no effect in slave mode.

**Table 18. SPI Master mode SCK Frequency**

| Serial Clock  | SPR2 | SPR1 | SPR0 |
|---------------|------|------|------|
| $f_{CPU}/4$   | 1    | 0    | 0    |
| $f_{CPU}/8$   | 0    | 0    | 0    |
| $f_{CPU}/16$  | 0    | 0    | 1    |
| $f_{CPU}/32$  | 1    | 1    | 0    |
| $f_{CPU}/64$  | 0    | 1    | 0    |
| $f_{CPU}/128$ | 0    | 1    | 1    |


## SERIAL PERIPHERAL INTERFACE (Cont'd)

Table 19. SPI Register Map and Reset Values

| Address (Hex.) | Register Label               | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
|----------------|------------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 0021h          | <b>SPIDR</b><br>Reset Value  | MSB<br>x  | x         | x         | x         | x         | x         | x         | LSB<br>x  |
| 0022h          | <b>SPICR</b><br>Reset Value  | SPIE<br>0 | SPE<br>0  | SPR2<br>0 | MSTR<br>0 | CPOL<br>x | CPHA<br>x | SPR1<br>x | SPR0<br>x |
| 0023h          | <b>SPICSR</b><br>Reset Value | SPIF<br>0 | WCOL<br>0 | OR<br>0   | MODF<br>0 |           | SOD<br>0  | SSM<br>0  | SSI<br>0  |

SERIAL COMMUNICATIONS INTERFACE (Cont'd)

Figure 53. SCI Block Diagram



**SERIAL COMMUNICATIONS INTERFACE (Cont'd)**

**10.5.7 Register Description**

**STATUS REGISTER (SCISR)**

Read Only

Reset Value: 1100 0000 (C0h)

|      |    |      |      |    |    |    |    |
|------|----|------|------|----|----|----|----|
| 7    |    |      |      |    |    |    | 0  |
| TDRE | TC | RDRF | IDLE | OR | NF | FE | PE |

**Bit 7 = TDRE** *Transmit data register empty.*  
 This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).  
 0: Data is not transferred to the shift register  
 1: Data is transferred to the shift register

**Note:** Data is not transferred to the shift register unless the TDRE bit is cleared.

**Bit 6 = TC** *Transmission complete.*  
 This bit is set by hardware when transmission of a frame containing Data is complete. An interrupt is generated if TCIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).  
 0: Transmission is not complete  
 1: Transmission is complete

**Note:** TC is not set after the transmission of a Preamble or a Break.

**Bit 5 = RDRF** *Received data ready flag.*  
 This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).  
 0: Data is not received  
 1: Received data is ready to be read

**Bit 4 = IDLE** *Idle line detect.*  
 This bit is set by hardware when a Idle Line is detected. An interrupt is generated if the ILIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).  
 0: No Idle Line is detected  
 1: Idle Line is detected

**Note:** The IDLE bit is not set again until the RDRF bit has been set itself (that is, a new idle line occurs).

**Bit 3 = OR** *Overrun error.*  
 This bit is set by hardware when the word currently being received in the shift register is ready to be transferred into the RDR register while RDRF = 1. An interrupt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).  
 0: No Overrun error  
 1: Overrun error is detected

**Note:** When this bit is set RDR register content is not lost but the shift register is overwritten.

**Bit 2 = NF** *Noise flag.*  
 This bit is set by hardware when noise is detected on a received frame. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).  
 0: No noise is detected  
 1: Noise is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.

**Bit 1 = FE** *Framing error.*  
 This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).  
 0: No Framing error is detected  
 1: Framing error or break character is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both frame error and overrun error, it will be transferred and only the OR bit will be set.

**Bit 0 = PE** *Parity error.*  
 This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by a software sequence (a read to the status register followed by an access to the SCIDR data register). An interrupt is generated if PIE = 1 in the SCICR1 register.  
 0: No parity error  
 1: Parity error

**SERIAL COMMUNICATIONS INTERFACE (Cont'd)****CONTROL REGISTER 1 (SCICR1)**

Read/Write

Reset Value: x000 0000 (x0h)

|    |    |      |   |      |     |    |     |
|----|----|------|---|------|-----|----|-----|
| 7  |    |      |   |      |     |    | 0   |
| R8 | T8 | SCID | M | WAKE | PCE | PS | PIE |

**Bit 7 = R8 Receive data bit 8.**

This bit is used to store the 9th bit of the received word when M = 1.

**Bit 6 = T8 Transmit data bit 8.**

This bit is used to store the 9th bit of the transmitted word when M = 1.

**Bit 5 = SCID Disabled for low power consumption**

When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software.

0: SCI enabled

1: SCI prescaler and outputs disabled

**Bit 4 = M Word length.**

This bit determines the word length. It is set or cleared by software.

0: 1 Start bit, 8 Data bits, 1 Stop bit

1: 1 Start bit, 9 Data bits, 1 Stop bit

**Note:** The M bit must not be modified during a data transfer (both transmission and reception).**Bit 3 = WAKE Wake-Up method.**

This bit determines the SCI Wake-Up method, it is set or cleared by software.

0: Idle Line

1: Address Mark

**Bit 2 = PCE Parity control enable.**

This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).

0: Parity control disabled

1: Parity control enabled

**Bit 1 = PS Parity selection.**

This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.

0: Even parity

1: Odd parity

**Bit 0 = PIE Parity interrupt enable.**

This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). It is set and cleared by software.

0: Parity error interrupt disabled

1: Parity error interrupt enabled.

**SERIAL COMMUNICATIONS INTERFACE (Cont'd)**

**EXTENDED RECEIVE PRESCALER DIVISION REGISTER (SCIERPR)**

Read/Write

Reset Value: 0000 0000 (00h)

Allows setting of the Extended Prescaler rate division factor for the receive circuit.

|           |           |           |           |           |           |           |           |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 7         |           |           |           |           |           |           | 0         |
| ERPR<br>7 | ERPR<br>6 | ERPR<br>5 | ERPR<br>4 | ERPR<br>3 | ERPR<br>2 | ERPR<br>1 | ERPR<br>0 |

Bits 7:0 = **ERPR[7:0]** 8-bit Extended Receive Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 3.) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

**EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (SCIETPR)**

Read/Write

Reset Value:0000 0000 (00h)

Allows setting of the External Prescaler rate division factor for the transmit circuit.

|           |           |           |           |           |           |           |           |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 7         |           |           |           |           |           |           | 0         |
| ETPR<br>7 | ETPR<br>6 | ETPR<br>5 | ETPR<br>4 | ETPR<br>3 | ETPR<br>2 | ETPR<br>1 | ETPR<br>0 |

Bits 7:0 = **ETPR[7:0]** 8-bit Extended Transmit Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 3.) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

**Table 21. Baudrate Selection**

| Symbol                             | Parameter               | Conditions       |                      |   | Standard   | Baud Rate  | Unit |
|------------------------------------|-------------------------|------------------|----------------------|---|--|--|------|
|                                    |                         | f <sub>CPU</sub> | Accuracy vs Standard | Prescaler   |  |  |      |
| f <sub>Tx</sub><br>f <sub>Rx</sub> | Communication frequency | 8 MHz            | ~0.16%               | Conventional Mode<br>TR (or RR)=128, PR=13<br>TR (or RR)= 32, PR=13<br>TR (or RR)= 16, PR=13<br>TR (or RR)= 8, PR=13<br>TR (or RR)= 4, PR=13<br>TR (or RR)= 16, PR= 3<br>TR (or RR)= 2, PR=13<br>TR (or RR)= 1, PR=13 | 300<br>1200<br>2400<br>4800<br>9600<br>10400<br>19200<br>38400 | ~300.48<br>~1201.92<br>~2403.84<br>~4807.69<br>~9615.38<br>~10416.67<br>~19230.77<br>~38461.54 | Hz   |
|                                    |                         |                  |                      | ~0.79%  | Extended Mode<br>ETPR (or ERPR) = 35,<br>TR (or RR)= 1, PR=1   | 14400  |      |

### 10.6 10-BIT A/D CONVERTER (ADC)

#### 10.6.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 16 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 16 different sources.


The result of the conversion is stored in a 10-bit Data Register. The A/D converter is controlled through a Control/Status Register.

#### 10.6.2 Main Features

- 10-bit conversion
- Up to 16 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in Figure 57.

Figure 57. ADC Block Diagram



## 12.5 SUPPLY CURRENT CHARACTERISTICS

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for HALT mode for which the clock is stopped).

### 12.5.1 CURRENT CONSUMPTION

| Symbol          | Parameter  | Conditions   | Flash Devices             |                              | Unit |
|-----------------|--|--|---------------------------|------------------------------|------|
|                 |  |  | Typ                       | Max <sup>1)</sup>            |      |
| I <sub>DD</sub> | Supply current in RUN mode <sup>2)</sup>         | f <sub>OSC</sub> =2MHz, f <sub>CPU</sub> =1MHz<br>f <sub>OSC</sub> =4MHz, f <sub>CPU</sub> =2MHz<br>f <sub>OSC</sub> =8MHz, f <sub>CPU</sub> =4MHz<br>f <sub>OSC</sub> =16MHz, f <sub>CPU</sub> =8MHz          | 1.3<br>2.0<br>3.6<br>7.1  | 3.0<br>5.0<br>8.0<br>15.0    | mA   |
|                 | Supply current in SLOW mode <sup>2)</sup>        | f <sub>OSC</sub> =2MHz, f <sub>CPU</sub> =62.5kHz<br>f <sub>OSC</sub> =4MHz, f <sub>CPU</sub> =125kHz<br>f <sub>OSC</sub> =8MHz, f <sub>CPU</sub> =250kHz<br>f <sub>OSC</sub> =16MHz, f <sub>CPU</sub> =500kHz | 600<br>700<br>800<br>1100 | 2700<br>3000<br>3600<br>4000 |      |
|                 | Supply current in WAIT mode <sup>2)</sup>        | f <sub>OSC</sub> =2MHz, f <sub>CPU</sub> =1MHz<br>f <sub>OSC</sub> =4MHz, f <sub>CPU</sub> =2MHz<br>f <sub>OSC</sub> =8MHz, f <sub>CPU</sub> =4MHz<br>f <sub>OSC</sub> =16MHz, f <sub>CPU</sub> =8MHz          | 1.0<br>1.5<br>2.5<br>4.5  | 3.0<br>4.0<br>5.0<br>7.0     | mA   |
|                 | Supply current in SLOW WAIT mode <sup>2)</sup>   | f <sub>OSC</sub> =2MHz, f <sub>CPU</sub> =62.5kHz<br>f <sub>OSC</sub> =4MHz, f <sub>CPU</sub> =125kHz<br>f <sub>OSC</sub> =8MHz, f <sub>CPU</sub> =250kHz<br>f <sub>OSC</sub> =16MHz, f <sub>CPU</sub> =500kHz | 580<br>650<br>770<br>1050 | 1200<br>1300<br>1800<br>2000 |      |
|                 | Supply current in HALT mode <sup>3)</sup>        | -40°C ≤ T <sub>A</sub> ≤ +85°C<br>-40°C ≤ T <sub>A</sub> ≤ +125°C  | <1<br><1                  | 10<br>50                     | μA   |
| I <sub>DD</sub> | Supply current in ACTIVE-HALT mode <sup>4)</sup> | f <sub>OSC</sub> =2MHz<br>f <sub>OSC</sub> =4MHz<br>f <sub>OSC</sub> =8MHz<br>f <sub>OSC</sub> =16MHz  | 80<br>160<br>325<br>650   | No max. guaranteed           |      |

#### Notes:

- Data based on characterization results, tested in production at V<sub>DD</sub> max. and f<sub>CPU</sub> max.
- Measurements are done in the following conditions:
  - Program executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%.
  - All I/O pins in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
  - All peripherals in reset state.
  - LVD disabled.
  - Clock input (OSC1) driven by external square wave.
  - In SLOW and SLOW WAIT mode, f<sub>CPU</sub> is based on f<sub>OSC</sub> divided by 32.
 To obtain the total current consumption of the device, add the clock source (Section 12.6.3) and the peripheral power consumption (Section 12.5.3).
- All I/O pins in push-pull 0 mode (when applicable) with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load), LVD disabled. Data based on characterization results, tested in production at V<sub>DD</sub> max. and f<sub>CPU</sub> max.
- Data based on characterisation results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load); clock input (OSC1) driven by external square wave, LVD disabled. To obtain the total current consumption of the device, add the clock source consumption (Section 12.6.3).



I/O PORT PIN CHARACTERISTICS (Cont'd)

12.9.2 Output Driving Current

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

| Symbol        | Parameter  | Conditions  | Min                          | Max        | Unit |
|---------------|--|---|------------------------------|------------|------|
| $V_{OL}^{1)}$ | Output low level voltage for a standard I/O pin when 8 pins are sunk at same time (see Figure 71)                | $I_{IO}=+5mA$   |                              | 1.2        | V    |
|               |  | $I_{IO}=+2mA$   |                              | 0.5        |      |
|               | Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see Figure 72 and Figure 74) | $I_{IO}=+20mA, T_A \leq 85^\circ C$<br>$T_A > 85^\circ C$ |                              | 1.3<br>1.5 |      |
|               |  | $I_{IO}=+8mA$   |                              | 0.6        |      |
| $V_{OH}^{2)}$ | Output high level voltage for an I/O pin when 4 pins are sourced at same time (see Figure 73 and Figure 76)      | $I_{IO}=-5mA, T_A \leq 85^\circ C$<br>$T_A > 85^\circ C$  | $V_{DD}-1.4$<br>$V_{DD}-1.6$ |            |      |
|               |  | $I_{IO}=-2mA$   | $V_{DD}-0.7$                 |            |      |

Figure 71. Typical  $V_{OL}$  at  $V_{DD}=5V$  (std. ports)




Figure 73. Typical  $V_{OH}$  at  $V_{DD}=5V$





Figure 72. Typ.  $V_{OL}$  at  $V_{DD}=5V$  (high-sink ports)



Notes:


1. The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
2. The  $I_{IO}$  current sourced must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ . True open drain I/O pins do not have  $V_{OH}$ .

**CONTROL PIN CHARACTERISTICS** (Cont'd)**12.10.2 ICCSEL/V<sub>PP</sub> Pin**

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

| Symbol   | Parameter                              | Conditions      | Min          | Max     | Unit    |
|----------|--|-----------------|--------------|---------|---------|
| $V_{IL}$ | Input low level voltage <sup>1)</sup>  |                 | $V_{SS}$     | 0.2     | V       |
| $V_{IH}$ | Input high level voltage <sup>1)</sup> |                 | $V_{DD}-0.1$ | 12.6    |         |
| $I_L$    | Input leakage current                  | $V_{IN}=V_{SS}$ |              | $\pm 1$ | $\mu A$ |

**Figure 79. Two typical Applications with ICCSEL/V<sub>PP</sub> Pin <sup>2)</sup>**

**Notes:**

1. Data based on design simulation and/or technology characteristics, not tested in production.
2. When ICC mode is not required by the application ICCSEL/V<sub>PP</sub> pin must be tied to  $V_{SS}$ .

12.12 COMMUNICATION INTERFACE CHARACTERISTICS


12.12.1 SPI - Serial Peripheral Interface

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified. Data based on design simulation and/or characterisation results, not tested in production.

When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO).

| Symbol                       | Parameter                    | Conditions                   | Min                          | Max              | Unit |
|------------------------------|------------------------------|------------------------------|------------------------------|------------------|------|
| $f_{SCK}$<br>$1/t_c(SCK)$    | SPI clock frequency          | Master<br>$f_{CPU}=8MHz$     | $f_{CPU}/128$<br>0.0625      | $f_{CPU}/4$<br>2 | MHz  |
|                              |                              | Slave<br>$f_{CPU}=8MHz$      | 0                            | $f_{CPU}/2$<br>4 |      |
| $t_r(SCK)$<br>$t_f(SCK)$     | SPI clock rise and fall time |                              | see I/O port pin description |                  |      |
| $t_{su}(\overline{SS})$      | $\overline{SS}$ setup time   | Slave                        | 120                          |                  | ns   |
| $t_h(\overline{SS})$         | $\overline{SS}$ hold time    | Slave                        | 120                          |                  |      |
| $t_w(SCKH)$<br>$t_w(SCKL)$   | SCK high and low time        | Master<br>Slave              | 100<br>90                    |                  |      |
| $t_{su}(MI)$<br>$t_{su}(SI)$ | Data input setup time        | Master<br>Slave              | 100<br>100                   |                  |      |
| $t_h(MI)$<br>$t_h(SI)$       | Data input hold time         | Master<br>Slave              | 100<br>100                   |                  |      |
| $t_a(SO)$                    | Data output access time      | Slave                        | 0                            | 120              |      |
| $t_{dis}(SO)$                | Data output disable time     | Slave                        |                              | 240              |      |
| $t_v(SO)$                    | Data output valid time       | Slave (after enable edge)    |                              | 90               |      |
| $t_h(SO)$                    | Data output hold time        |                              | 0                            |                  |      |
| $t_v(MO)$                    | Data output valid time       | Master (before capture edge) | 0.25                         |                  |      |
| $t_h(MO)$                    | Data output hold time        |                              | 0.25                         |                  |      |

Figure 80. SPI Slave Timing Diagram with CPHA=0<sup>1)</sup>



Notes:

- 1. Measurement points are done at CMOS levels:  $0.3xV_{DD}$  and  $0.7xV_{DD}$ .

**ST72324 DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont'd)****OPTION BYTE 1**OPT7= **PKG1** *Pin package selection bit*

This option bit selects the package.

| Version | Selected Package | PKG1 |
|---------|------------------|------|
| J       | TQFP44 / SDIP42  | 1    |
| K       | TQFP32 / SDIP32  | 0    |

**Note:** On the chip, each I/O port has 8 pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption.

OPT6 = **RSTC** *RESET clock cycle selection*

This option bit selects the number of CPU cycles applied during the RESET phase and when exiting HALT mode. For resonator oscillators, it is advised to select 4096 due to the long crystal stabilization time.

0: Reset phase with 4096 CPU cycles

1: Reset phase with 256 CPU cycles

OPT5:4 = **OSCTYPE[1:0]** *Oscillator Type*

These option bits select the ST7 main clock source type.

| Clock Source           | OSCTYPE |   |
|------------------------|---------|---|
|                        | 1       | 0 |
| Resonator Oscillator   | 0       | 0 |
| Reserved               | 0       | 1 |
| Internal RC Oscillator | 1       | 0 |
| External Source        | 1       | 1 |

OPT3:1 = **OSCRANGE[2:0]** *Oscillator range*

When the resonator oscillator type is selected,

these option bits select the resonator oscillator current source corresponding to the frequency range of the used resonator. Otherwise, these bits are used to select the normal operating frequency range.

| Typ. Freq. Range | OSCRANGE |   |   |   |
|------------------|----------|---|---|---|
|                  | 2        | 1 | 0 |   |
| LP               | 1~2MHz   | 0 | 0 | 0 |
| MP               | 2~4MHz   | 0 | 0 | 1 |
| MS               | 4~8MHz   | 0 | 1 | 0 |
| HS               | 8~16MHz  | 0 | 1 | 1 |

OPT0 = **PLL OFF** *PLL activation*

This option bit activates the PLL which allows multiplication by two of the main input clock frequency. The PLL must not be used with the internal RC oscillator. The PLL is guaranteed only with an input frequency between 2 and 4MHz.

0: PLL x2 enabled

1: PLL x2 disabled

**CAUTION:** the PLL can be enabled only if the "OSC RANGE" (OPT3:1) bits are configured to "MP - 2~4MHz". Otherwise, the device functionality is not guaranteed.

```

JP while_loop
.call_routine ; entry to call_routine
PUSH A
PUSH X
PUSH CC
.ext1_rt ; entry to interrupt routine
LD A,#$00
LD sema,A
IRET

```

### 15.1.7 16-bit Timer PWM Mode

In PWM mode, the first PWM pulse is missed after writing the value FFFCh in the OC1R register (OC1HR, OC1LR). It leads to either full or no PWM during a period, depending on the OLVL1 and OLVL2 settings.

### 15.1.8 SCI Wrong Break duration

#### Description

A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected:

- 20 bits instead of 10 bits if M=0
- 22 bits instead of 11 bits if M=1.

In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin. This may lead to generate one break more than expected.

#### Occurrence

The occurrence of the problem is random and proportional to the baudrate. With a transmit frequency of 19200 baud (fCPU=8MHz and SCIBRR=0xC9), the wrong break duration occurrence is around 1%.

#### Workaround

If this wrong duration is not compliant with the communication protocol in the application, software can request that an Idle line be generated before the break character. In this case, the break duration is always correct assuming the application is not doing anything between the idle and the break. This can be ensured by temporarily disabling interrupts.

The exact sequence is:

- Disable interrupts
- Reset and Set TE (IDLE request)
- Set and Reset SBK (Break Request)
- Re-enable interrupts

## 15.2 FLASH DEVICES ONLY

### 15.2.1 Internal RC Operation

In ST72F324J and ST72F324K devices, the internal RC oscillator is not supported if the LVD is disabled.