

#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

ĿХF

Obsolete
PowerPC e500
1 Core, 32-Bit
1.0GHz
-
DDR2, DDR3
No
-
10/100/1000Mbps (2)
SATA 3Gbps (2)
USB 2.0 (3)
1.8V, 2.5V, 3.3V
0°C ~ 90°C (TA)
-
783-BBGA, FCBGA
783-FCPBGA (29x29)
https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8536avtaqg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# A-008312 Duplicate Interrupt Possible with Edge-Triggered Interrupts



Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobileGT, PowerQUICC, QoriQ, StarCore and Symphony are trademarks of Freescale Semiconductor, Inc., Reg, U.S. Pat. 8. Tm. Off. Beeklit, BeeStack, ColdFire+, CoreNet, Flexis, Kinetis, MXC, Platform in a Package, Processor Expert, QoriQ Qonverge, Qoriva, QUICC Engine, SMARTIMOS, TurboLink, VortiQa and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2011 Freescale Semiconductor, Inc.

## **Errata Description**

### Title:

Duplicate edge-triggered interrupt after priority re-arbitration.

#### Description:

There is an occurrence of duplicate interrupt when an edge-triggered interrupt higher in priority comes closely to any other enabled interrupts. The following is the sequence of events that leads to the duplicate edge-triggered interrupt::

- 1. An active interrupt is waiting for acknowledgement
- · 2. An edge-triggered interrupt of higher priority triggers closely to the lower priority interrupt just when it is acknowledged
- 3. The higher priority edge-triggered interrupt supersedes and fires a new interrupt to the core
- 4. The core acknowledges the higher priority interrupt without clearing the pending state and finishes the interrupt service routine with EOI
- 5. A duplicate of the higher priority edge-triggered interrupt is triggered because of the uncleared pending state

#### Impact:

Enabling any edge-triggered interrupts higher in priority than other enabled interrupts may lead to the duplicate edge-triggered interrupt. This includes edge-triggered IRQs, global timers and IPI.

#### Workaround:

Chose one of the following workarounds based on the interrupt type:

- · Configure the higher priority interrupts as level-sensitive only
  - a. In case of IRQs this can be configured in the Vector/Priority Register.
  - b. It is not an option for global timers or IPI.
- Any enabled edge-triggered interrupts must be no higher in priority than the other enabled interrupts.

#### Resolution:

No plan to fix



