



Welcome to [E-XFL.COM](#)

**Understanding [Embedded - Microcontroller, Microprocessor, FPGA Modules](#)**

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

**Applications of [Embedded - Microcontroller](#).**

**Details**

Product Status	Discontinued at Digi-Key
Module/Board Type	MCU, FPGA
Core Processor	ARM Cortex-A9
Co-Processor	Zynq-7000 (Z-7010)
Speed	12MHz
Flash Size	16MB
RAM Size	512MB
Connector Type	Arduino
Size / Dimension	-
Operating Temperature	0°C ~ 70°C
Purchase URL	<a href="https://www.e-xfl.com/product-detail/trenz-electronic/te0723-02m">https://www.e-xfl.com/product-detail/trenz-electronic/te0723-02m</a>

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

Symbol	Description	Min	Max	Units
$V_{IN}^{(3)(4)(5)}$	I/O input voltage for HR I/O banks	-0.40	$V_{CCO} + 0.55$	V
	I/O input voltage (when $V_{CCO} = 3.3V$ ) for $V_{REF}$ and differential I/O standards except TMDS_33 <sup>(6)</sup>	-0.40	2.625	V
$V_{CCBATT}$	Key memory battery backup supply	-0.5	2.0	V
<b>GTP Transceiver (XC7Z015 Only)</b>				
$V_{MGTAVCC}$	Analog supply voltage for the GTP transmitter and receiver circuits	-0.5	1.1	V
$V_{MGTAVTT}$	Analog supply voltage for the GTP transmitter and receiver termination circuits	-0.5	1.32	V
$V_{MGTREFCLK}$	Reference clock absolute input voltage	-0.5	1.32	V
$V_{IN}$	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.26	V
$I_{DCIN-FLOAT}$	DC input current for receiver input pins DC coupled RX termination = floating	-	14	mA
$I_{DCIN-MGTAVTT}$	DC input current for receiver input pins DC coupled RX termination = $V_{MGTAVTT}$	-	12	mA
$I_{DCIN-GND}$	DC input current for receiver input pins DC coupled RX termination = GND	-	6.5	mA
$I_{DCOUT-FLOAT}$	DC output current for transmitter pins DC coupled RX termination = floating	-	14	mA
$I_{DCOUT-MGTAVTT}$	DC output current for transmitter pins DC coupled RX termination = $V_{MGTAVTT}$	-	12	mA
<b>XADC</b>				
$V_{CCADC}$	XADC supply relative to GNDADC	-0.5	2.0	V
$V_{REFP}$	XADC reference input relative to GNDADC	-0.5	2.0	V
<b>Temperature</b>				
$T_{STG}$	Storage temperature (ambient)	-65	150	°C
$T_{SOL}$	Maximum soldering temperature for Pb/Sn component bodies <sup>(7)</sup>	-	+220	°C
	Maximum soldering temperature for Pb-free component bodies <sup>(7)</sup>	-	+260	°C
$T_j$	Maximum junction temperature <sup>(7)</sup>	-	+125	°C

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- Applies to both MIO supply banks  $V_{CCO\_MIO0}$  and  $V_{CCO\_MIO1}$ .
- The lower absolute voltage specification always applies.
- For I/O operation, refer to the 7 Series FPGAs SelectIO Resources User Guide ([UG471](#)) or the Zynq-7000 All Programmable SoC Technical Reference Manual ([UG585](#)).
- The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see [Table 4](#).
- See [Table 11](#) for TMDS\_33 specifications.
- For soldering guidelines and thermal considerations, see the Zynq-7000 All Programmable SoC Packaging and Pinout Specification ([UG865](#)).

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>

Symbol	Description	Min	Typ	Max	Units
<b>PS</b>					
$V_{CCPINT}$	PS internal logic supply voltage	0.95	1.00	1.05	V
$V_{CCPAUX}$	PS auxiliary supply voltage	1.71	1.80	1.89	V
$V_{CCPLL}$	PS PLL supply	1.71	1.80	1.89	V
$V_{CCO\_DDR}$	PS DDR I/O supply voltage	1.14	-	1.89	V
$V_{CCO\_MIO}^{(3)}$	PS MIO I/O supply voltage for MIO banks	1.71	-	3.465	V

Table 4:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for PS I/O and PL HR I/O Banks<sup>(1)(2)</sup>

AC Voltage Overshoot	% of UI @ -40°C to 125°C	AC Voltage Undershoot	% of UI @ -40°C to 125°C
$V_{CCO} + 0.55$	100	-0.40	100
		-0.45	61.7
		-0.50	25.8
		-0.55	11.0
$V_{CCO} + 0.60$	46.6	-0.60	4.77
$V_{CCO} + 0.65$	21.2	-0.65	2.10
$V_{CCO} + 0.70$	9.75	-0.70	0.94
$V_{CCO} + 0.75$	4.55	-0.75	0.43
$V_{CCO} + 0.80$	2.15	-0.80	0.20
$V_{CCO} + 0.85$	1.02	-0.85	0.09
$V_{CCO} + 0.90$	0.49	-0.90	0.04
$V_{CCO} + 0.95$	0.24	-0.95	0.02

**Notes:**

1. A total of 200 mA per bank should not be exceeded.
2. The peak voltage of the overshoot or undershoot, and the duration above  $V_{CCO} + 0.20V$  or below GND –0.20V, must not exceed the values in this table.

Table 5: Typical Quiescent Supply Current

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1	-1LI	
$I_{CCPINTQ}$	PS quiescent $V_{CCPINT}$ supply current	XC7Z007S	N/A	122	122	N/A	mA
		XC7Z012S	N/A	122	122	N/A	mA
		XC7Z014S	N/A	122	122	N/A	mA
		XC7Z010	122	122	122	85	mA
		XC7Z015	122	122	122	85	mA
		XC7Z020	122	122	122	85	mA
		XA7Z010	N/A	N/A	122	N/A	mA
		XA7Z020	N/A	N/A	122	N/A	mA
		XQ7Z020	N/A	122	122	85	mA
$I_{CCPAUXQ}$	PS quiescent $V_{CCPAUX}$ supply current	XC7Z007S	N/A	13	13	N/A	mA
		XC7Z012S	N/A	13	13	N/A	mA
		XC7Z014S	N/A	13	13	N/A	mA
		XC7Z010	13	13	13	11	mA
		XC7Z015	13	13	13	11	mA
		XC7Z020	13	13	13	11	mA
		XA7Z010	N/A	N/A	13	N/A	mA
		XA7Z020	N/A	N/A	13	N/A	mA
		XQ7Z020	N/A	13	13	11	mA

Table 15: Zynq-7000 Device Speed Grade Designations (Cont'd)

Device	Speed Grade Designations		
	Advance	Preliminary	Production
XC7Z020			-3E, -2E, -2I, -1C, -1I, -1LI
XA7Z010			-1I, -1Q
XA7Z020			-1I, -1Q
XQ7Z020			-2I, -1I, -1Q, -1LI

## Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 16 lists the production released Zynq-7000 device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 16: Zynq-7000 Device Production Software and Speed Specification Release

Device	Speed Grade Designations						
	-3E	-2E	-2I	-1C	-1I	-1LI	-1Q
XC7Z007S	N/A	Vivado tools 2016.3 v1.11			N/A	N/A	
XC7Z012S	N/A	Vivado tools 2016.3 v1.11			N/A	N/A	
XC7Z014S	N/A	Vivado tools 2016.3 v1.11			N/A	N/A	
XC7Z010	ISE tools 14.5 v1.06 and Vivado tools 2013.1 v1.06	ISE tools 14.4 and the 14.4 device pack v1.05 and Vivado tools 2013.1 v1.06			Vivado tools 2014.4 v1.11	N/A	
XC7Z015	Vivado tools 2013.4 v1.09				Vivado tools 2014.4 v1.11	N/A	
XC7Z020	ISE tools 14.5 v1.06 and Vivado tools 2013.1 v1.06	ISE tools 14.4 and the 14.4 device pack v1.05 and Vivado tools 2013.1 v1.06			Vivado tools 2014.4 v1.11	N/A	
XA7Z010	N/A			ISE tools 14.5 v1.04 and Vivado tools 2013.1 v1.04	N/A	ISE tools 14.6 v1.05 and Vivado tools 2013.2 v1.05	
XA7Z020	N/A			ISE tools 14.5 v1.04 and Vivado tools 2013.1 v1.04	N/A	ISE tools 14.6 v1.05 and Vivado tools 2013.2 v1.05	
XQ7Z020	N/A	ISE tools 14.6 v1.05 and Vivado tools 2013.2 v1.05	N/A	ISE tools 14.6 v1.05 and Vivado tools 2013.2 v1.05	Vivado tools 2015.4 v1.10	ISE tools 14.7 v1.06 and Vivado tools 2013.3 v1.06	

## Selecting the Correct Speed Grade and Voltage in the Vivado Tools

It is important to select the correct device speed grade and voltage in the Vivado tools for the device that you are selecting.

To select the -3, -2, or -1 (PL 1.0V) speed specifications in the Vivado tools, select the **Zynq-7000, XA Zynq-7000, or Defense Grade Zynq-7000** sub-family, and then select the part name that is the device name followed by the package name followed by the speed grade. For example, select the **xc7z020clg484-3** part name for the XC7Z020 device in the CLG484 package and -3 speed grade.

To select the -1LI (PL 0.95V) speed specifications in the Vivado tools, select the **Zynq-7000** sub-family and then select the part name that is the device name followed by an *i* followed by the package name followed by the speed grade. For example, select the **xc7z020iclg484-1L** part name for the XC7Z020 device in the CLG484 package and -1LI (PL 0.95V) speed grade. The -1LI (PL 0.95V) speed specifications are not supported in the ISE tools.

A similar part naming convention applies to the speed specifications selection in the ISE tools for supported devices. See [Table 16](#) for the subset of the Zynq-7000 devices supported in the ISE tools.

## PS Performance Characteristics

For further design requirement details, refer to the *Zynq-7000 All Programmable SoC Technical Reference Manual* ([UG585](#)).

**Table 17: CPU Clock Domains Performance**

Symbol	Clock Ratio	Description	Speed Grade				Units
			-3	-2	-1C/-1I/-1LI	-1Q	
$F_{CPU\_6X4X\_621\_MAX}$ <sup>(1)</sup>	6:2:1	Maximum CPU clock frequency	866	766	667	667	MHz
$F_{CPU\_3X2X\_621\_MAX}$		Maximum CPU_3X clock frequency	433	383	333	333	MHz
$F_{CPU\_2X\_621\_MAX}$		Maximum CPU_2X clock frequency	288	255	222	222	MHz
$F_{CPU\_1X\_621\_MAX}$		Maximum CPU_1X clock frequency	144	127	111	111	MHz
$F_{CPU\_6X4X\_421\_MAX}$ <sup>(1)</sup>	4:2:1	Maximum CPU clock frequency	710	600	533	533	MHz
$F_{CPU\_3X2X\_421\_MAX}$		Maximum CPU_3X clock frequency	355	300	267	267	MHz
$F_{CPU\_2X\_421\_MAX}$		Maximum CPU_2X clock frequency	355	300	267	267	MHz
$F_{CPU\_1X\_421\_MAX}$		Maximum CPU_1X clock frequency	178	150	133	133	MHz

**Notes:**

1. The maximum frequency during BootROM execution is 500 MHz across all speed specifications.

**Table 18: PS DDR Clock Domains Performance<sup>(1)</sup>**

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
$F_{DDR3\_MAX}$	Maximum DDR3 interface performance	1066	1066	1066	1066	Mb/s
$F_{DDR3L\_MAX}$	Maximum DDR3L interface performance	1066	1066	1066	1066	Mb/s
$F_{DDR2\_MAX}$	Maximum DDR2 interface performance	800	800	800	800	Mb/s
$F_{LPDDR2\_MAX}$	Maximum LPDDR2 interface performance	800	800	800	800	Mb/s
$F_{DDRCLK\_2XMAX}$	Maximum DDR_2X clock frequency	444	408	355	355	MHz

**Notes:**

1. All performance numbers apply to both internal and external  $V_{REF}$  configurations.

**Table 19: PS-PL Interface Performance**

Symbol	Description	Min	Max	Units
$F_{EMIOGEMCLK}$	EMIO gigabit Ethernet controller maximum frequency	–	125	MHz
$F_{EMIOSDCLK}$	EMIO SD controller maximum frequency	–	25	MHz
$F_{EMIOSPICLK}$	EMIO SPI controller maximum frequency	–	25	MHz
$F_{EMIOJTAGCLK}$	EMIO JTAG controller maximum frequency	–	20	MHz
$F_{EMIOTRACECLK}$	EMIO trace controller maximum frequency	–	125	MHz
$F_{FTMCLK}$	Fabric trace monitor maximum frequency	–	125	MHz
$F_{EMIODMACLK}$	DMA maximum frequency	–	100	MHz
$F_{AXI\_MAX}$	Maximum AXI interface performance	–	250	MHz

Table 23: PS Reset/Power Supply Timing Requirements

Symbol	Description	PS_CLK Frequency (MHz)	Min	Max	Units
$T_{SLW}^{(1)}$	128 KB CRC eFUSE disabled and PLL enabled. Default configuration	30	12	39	ms
		33.33	12	40	ms
		60	13	40	ms
	128 KB CRC eFUSE disabled and PLL in bypass.	30	-32	13	ms
		33.33	-27	13	ms
		60	-9	25	ms
	128 KB CRC eFUSE enabled and PLL enabled. <sup>(2)</sup>	30	-19	9	ms
		33.33	-16	12	ms
		60	-3	25	ms
	128 KB CRC eFUSE enabled and PLL in bypass. <sup>(2)</sup>	30	-830	-788	ms
		33.33	-746	-705	ms
		60	-408	-374	ms

**Notes:**

1. Valid for power supply ramp times of less than 6 ms. For ramp times longer than 6 ms, see the BootROM Performance section of the *Zynq-7000 All Programmable SoC Technical Reference Manual* ([UG585](#)).
2. If any PS and PL power supplies are tied together, observe the PS\_POR\_B assertion time requirement ( $T_{PSPOR}$ ) in [Table 22](#) and its accompanying note.

**PS Configuration**

Table 24: Processor Configuration Access Port Switching Characteristics

Symbol	Description	Min	Typ	Max	Units
$F_{PCAPCK}$	Maximum processor configuration access port (PCAP) frequency	-	-	100	MHz

**DDR Memory Interfaces**Table 25: DDR3 Interface Switching Characteristics (1066 Mb/s)<sup>(1)</sup>

Symbol	Description	Min	Max	Units
$T_{DQVALID}^{(2)}$	Input data valid window	450	-	ps
$T_{DQDS}^{(3)}$	Output DQ to DQS skew	131	-	ps
$T_{DQDH}^{(4)}$	Output DQS to DQ skew	288	-	ps
$T_{DQSS}$	Output clock to DQS skew	-0.11	0.09	$T_{CK}$
$T_{CACK}^{(5)}$	Command/address output setup time with respect to CLK	532	-	ps
$T_{CKCA}^{(6)}$	Command/address output hold time with respect to CLK	637	-	ps

**Notes:**

1. Recommended  $V_{CCO\_DDR} = 1.5V \pm 5\%$ .
2. Measurement is taken from  $V_{REF}$  to  $V_{REF}$ .
3. Measurement is taken from either the rising edge of DQ that crosses  $V_{IH}(AC)$  or the falling edge of DQ that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of DQS.
4. Measurement is taken from either the rising edge of DQ that crosses  $V_{IL}(DC)$  or the falling edge of DQ that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of DQS.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IH}(AC)$  or the falling edge of CMD/ADDR that crosses  $V_{IL}(AC)$  to  $V_{REF}$  of CLK.
6. Measurement is taken from either the rising edge of CMD/ADDR that crosses  $V_{IL}(DC)$  or the falling edge of CMD/ADDR that crosses  $V_{IH}(DC)$  to  $V_{REF}$  of CLK.

Table 28: DDR3L Interface Switching Characteristics (800 Mb/s)<sup>(1)</sup> (Cont'd)

Symbol	Description	Min	Max	Units
T <sub>CKCA</sub> <sup>(6)</sup>	Command/address output hold time with respect to CLK	853	–	ps

**Notes:**

1. Recommended V<sub>CCO\_DDR</sub> = 1.35V ±5%.
2. Measurement is taken from V<sub>REF</sub> to V<sub>REF</sub>.
3. Measurement is taken from either the rising edge of DQ that crosses V<sub>IH</sub>(AC) or the falling edge of DQ that crosses V<sub>IL</sub>(AC) to V<sub>REF</sub> of DQS.
4. Measurement is taken from either the rising edge of DQ that crosses V<sub>IL</sub>(DC) or the falling edge of DQ that crosses V<sub>IH</sub>(DC) to V<sub>REF</sub> of DQS.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses V<sub>IH</sub>(AC) or the falling edge of CMD/ADDR that crosses V<sub>IL</sub>(AC) to V<sub>REF</sub> of CLK.
6. Measurement is taken from either the rising edge of CMD/ADDR that crosses V<sub>IL</sub>(DC) or the falling edge of CMD/ADDR that crosses V<sub>IH</sub>(DC) to V<sub>REF</sub> of CLK.

Table 29: LPDDR2 Interface Switching Characteristics (800 Mb/s)<sup>(1)</sup>

Symbol	Description	Min	Max	Units
T <sub>DQVALID</sub> <sup>(2)</sup>	Input data valid window	500	–	ps
T <sub>DQDS</sub> <sup>(3)</sup>	Output DQ to DQS skew	196	–	ps
T <sub>DQDH</sub> <sup>(4)</sup>	Output DQS to DQ skew	328	–	ps
T <sub>DQSS</sub>	Output clock to DQS skew	0.90	1.06	T <sub>CK</sub>
T <sub>CACK</sub> <sup>(5)</sup>	Command/address output setup time with respect to CLK	202	–	ps
T <sub>CKCA</sub> <sup>(6)</sup>	Command/address output hold time with respect to CLK	353	–	ps

**Notes:**

1. Recommended V<sub>CCO\_DDR</sub> = 1.2V ±5%.
2. Measurement is taken from V<sub>REF</sub> to V<sub>REF</sub>.
3. Measurement is taken from either the rising edge of DQ that crosses V<sub>IH</sub>(AC) or the falling edge of DQ that crosses V<sub>IL</sub>(AC) to V<sub>REF</sub> of DQS.
4. Measurement is taken from either the rising edge of DQ that crosses V<sub>IL</sub>(DC) or the falling edge of DQ that crosses V<sub>IH</sub>(DC) to V<sub>REF</sub> of DQS.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses V<sub>IH</sub>(AC) or the falling edge of CMD/ADDR that crosses V<sub>IL</sub>(AC) to V<sub>REF</sub> of CLK.
6. Measurement is taken from either the rising edge of CMD/ADDR that crosses V<sub>IL</sub>(DC) or the falling edge of CMD/ADDR that crosses V<sub>IH</sub>(DC) to V<sub>REF</sub> of CLK.

Table 30: LPDDR2 Interface Switching Characteristics (400 Mb/s)<sup>(1)</sup>

Symbol	Description	Min	Max	Units
T <sub>DQVALID</sub> <sup>(2)</sup>	Input data valid window	500	–	ps
T <sub>DQDS</sub> <sup>(3)</sup>	Output DQ to DQS skew	664	–	ps
T <sub>DQDH</sub> <sup>(4)</sup>	Output DQS to DQ skew	766	–	ps
T <sub>DQSS</sub>	Output clock to DQS skew	0.90	1.06	T <sub>CK</sub>
T <sub>CACK</sub> <sup>(5)</sup>	Command/address output setup time with respect to CLK	731	–	ps
T <sub>CKCA</sub> <sup>(6)</sup>	Command/address output hold time with respect to CLK	907	–	ps

**Notes:**

1. Recommended V<sub>CCO\_DDR</sub> = 1.2V ±5%.
2. Measurement is taken from V<sub>REF</sub> to V<sub>REF</sub>.
3. Measurement is taken from either the rising edge of DQ that crosses V<sub>IH</sub>(AC) or the falling edge of DQ that crosses V<sub>IL</sub>(AC) to V<sub>REF</sub> of DQS.
4. Measurement is taken from either the rising edge of DQ that crosses V<sub>IL</sub>(DC) or the falling edge of DQ that crosses V<sub>IH</sub>(DC) to V<sub>REF</sub> of DQS.
5. Measurement is taken from either the rising edge of CMD/ADDR that crosses V<sub>IH</sub>(AC) or the falling edge of CMD/ADDR that crosses V<sub>IL</sub>(AC) to V<sub>REF</sub> of CLK.
6. Measurement is taken from either the rising edge of CMD/ADDR that crosses V<sub>IL</sub>(DC) or the falling edge of CMD/ADDR that crosses V<sub>IH</sub>(DC) to V<sub>REF</sub> of CLK.

## Static Memory Controller

Table 33: SMC Interface Delay Characteristics<sup>(1)(2)</sup>

Symbol	Description	Min	Max	Units
T <sub>NANDDOUT</sub>	NAND_IO output delay from last register to pad	4.12	6.45	ns
T <sub>NANDALE</sub>	NAND_ALE output delay from last register to pad	5.08	6.33	ns
T <sub>NANDCLE</sub>	NAND_CLE output delay from last register to pad	4.87	6.40	ns
T <sub>NANDWE</sub>	NAND_WE_B output delay from last register to pad	4.69	5.89	ns
T <sub>NANDRE</sub>	NAND_RE_B output delay from last register to pad	5.12	6.44	ns
T <sub>NANDCE</sub>	NAND_CE_B output delay from last register to pad	4.68	5.89	ns
T <sub>NANDIN</sub>	NAND_IO setup time and input delay from pad to first register	1.48	3.09	ns
T <sub>NANDBUSY</sub>	NAND_BUSY setup time and input delay from pad to first register	2.48	3.33	ns
T <sub>SRAMA</sub>	SRAM_A output delay from last register to pad	3.94	5.73	ns
T <sub>SRAMDOUT</sub>	SRAM_DQ output delay from last register to pad	4.66	6.45	ns
T <sub>SRAMCE</sub>	SRAM_CE output delay from last register to pad	4.57	5.95	ns
T <sub>SRAMOE</sub>	SRAM_OE_B output delay from last register to pad	4.79	6.13	ns
T <sub>SRAMBLS</sub>	SRAM_BLS_B output delay from last register to pad	5.25	6.74	ns
T <sub>SRAMWE</sub>	SRAM_WE_B output delay from last register to pad	5.12	6.48	ns
T <sub>SRAMDIN</sub>	SRAM_DQ setup time and input delay from pad to first register	1.93	3.05	ns
T <sub>SRAMWAIT</sub>	SRAM_WAIT setup time and input delay from pad to first register	2.26	3.15	ns
F <sub>SMC_REF_CLK</sub>	SMC reference clock frequency	–	100	MHz

**Notes:**

1. All parameters do not include the package flight time and register controlled delays.
2. Refer to the ARM® PrimeCell® Static Memory Controller (PL350 series) Technical Reference Manual for more SMC timing details.

## Quad-SPI Interfaces

Table 34: Quad-SPI Interface Switching Characteristics

Symbol	Description	Load Conditions	Min	Max	Units
<b>Feedback Clock Enabled</b>					
T <sub>DCQSPICLK1</sub>	Quad-SPI clock duty cycle	All <sup>(1)(2)</sup>	44	56	%
T <sub>QSPICKO1</sub>	Data and slave select output delay	15 pF <sup>(1)</sup>	-0.10 <sup>(3)</sup>	2.30	ns
		30 pF <sup>(2)</sup>	-1.00	3.80	
T <sub>QSPIDCK1</sub>	Input data setup time	15 pF <sup>(1)</sup>	2.00	-	ns
		30 pF <sup>(2)</sup>	3.30	-	
T <sub>QSPICKD1</sub>	Input data hold time	15 pF <sup>(1)</sup>	1.30	-	ns
		30 pF <sup>(2)</sup>	1.50	-	
T <sub>QSPISSCLK1</sub>	Slave select asserted to next clock edge	All <sup>(1)(2)</sup>	1	-	F <sub>QSPI_REF_CLK</sub> cycle
T <sub>QSPICLKSS1</sub>	Clock edge to slave select deasserted	All <sup>(1)(2)</sup>	1	-	F <sub>QSPI_REF_CLK</sub> cycle
F <sub>QSPICLK1</sub>	Quad-SPI device clock frequency	15 pF <sup>(1)</sup>	-	100 <sup>(4)</sup>	MHz
		30 pF <sup>(2)</sup>	-	70 <sup>(4)</sup>	
<b>Feedback Clock Disabled</b>					
T <sub>DCQSPICLK2</sub>	Quad-SPI clock duty cycle	All <sup>(1)(2)</sup>	44	56	%
T <sub>QSPICKO2</sub>	Data and slave select output delay	15 pF <sup>(1)</sup>	-0.10	3.80	ns
		30 pF <sup>(2)</sup>	-1.00	3.80	ns
T <sub>QSPIDCK2</sub>	Input data setup time	All <sup>(1)(2)</sup>	6	-	ns
T <sub>QSPICKD2</sub>	Input data hold time	All <sup>(1)(2)</sup>	12.5	-	ns
T <sub>QSPISSCLK2</sub>	Slave select asserted to next clock edge	All <sup>(1)(2)</sup>	1	-	F <sub>QSPI_REF_CLK</sub> cycle
T <sub>QSPICLKSS2</sub>	Clock edge to slave select deasserted	All <sup>(1)(2)</sup>	1	-	F <sub>QSPI_REF_CLK</sub> cycle
F <sub>QSPICLK2</sub>	Quad-SPI device clock frequency	All <sup>(1)(2)</sup>	-	40	MHz
<b>Feedback Clock Enabled or Disabled</b>					
F <sub>QSPI_REF_CLK</sub>	Quad-SPI reference clock frequency	All <sup>(1)(2)</sup>	-	200	MHz

### Notes:

- Test conditions: LVCMS33, slow slew rate, 8 mA drive strength, 15 pF loads, feedback clock pin has no load. Quad-SPI single slave select 4-bit I/O mode.
- Test conditions: LVCMS33, slow slew rate, 8 mA drive strength, 30 pF loads in 4-bit stacked I/O configuration, feedback clock pin has no load. Quad-SPI single slave select 4-bit I/O mode.
- The T<sub>QSPICKO1</sub> is an effective value. Use it to compute the available memory device input setup and hold timing budgets based on the given device clock-out duty-cycle limits.
- Requires appropriate component selection/board design.

## I<sub>2</sub>C Interfaces

Table 39: I<sub>2</sub>C Fast Mode Interface Switching Characteristics<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
T <sub>DCI2CFCLK</sub>	I <sub>2</sub> C{0,1}SCL duty cycle	–	50	–	%
T <sub>I2CFCKO</sub>	I <sub>2</sub> C{0,1}SDAO clock to out delay	–	–	900	ns
T <sub>I2CFDCK</sub>	I <sub>2</sub> C{0,1}SDAI setup time	100	–	–	ns
F <sub>I2CFCLK</sub>	I <sub>2</sub> C{0,1}SCL clock frequency	–	–	400	KHz

**Notes:**

- Test conditions: LVCMS33, slow slew rate, 8 mA drive strength, 15 pF loads.




Figure 10: I<sub>2</sub>C Fast Mode Interface Timing Diagram

Table 40: I<sub>2</sub>C Standard Mode Interface Switching Characteristics<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
T <sub>DCI2CSCLK</sub>	I <sub>2</sub> C{0,1}SCL duty cycle	–	50	–	%
T <sub>I2CSCKO</sub>	I <sub>2</sub> C{0,1}SDAO clock to out delay	–	–	3450	ns
T <sub>I2CSDCK</sub>	I <sub>2</sub> C{0,1}SDAI setup time	250	–	–	ns
F <sub>I2CSCLK</sub>	I <sub>2</sub> C{0,1}SCL clock frequency	–	–	100	KHz

**Notes:**

- Test conditions: LVCMS33, slow slew rate, 8 mA drive strength, 15 pF loads.




Figure 11: I<sub>2</sub>C Standard Mode Interface Timing Diagram

Table 52: IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-3	-2	-1C/-1I/ -1LI	-1Q	-3	-2	-1C/-1I/ -1LI	-1Q	-3	-2	-1C/-1I/ -1LI	-1Q		
LVCMS18_F24	0.74	0.83	0.89	0.97	1.34	1.46	1.71	2.28	1.35	1.49	1.73	2.29	ns	
LVCMS15_S4	0.77	0.86	0.93	0.96	2.05	2.18	2.43	2.43	2.07	2.21	2.45	2.45	ns	
LVCMS15_S8	0.77	0.86	0.93	0.96	2.09	2.21	2.46	2.46	2.10	2.24	2.48	2.48	ns	
LVCMS15_S12	0.77	0.86	0.93	0.96	1.59	1.71	1.96	1.96	1.60	1.74	1.98	1.98	ns	
LVCMS15_S16	0.77	0.86	0.93	0.96	1.59	1.71	1.96	1.96	1.60	1.74	1.98	1.98	ns	
LVCMS15_F4	0.77	0.86	0.93	0.96	1.85	1.97	2.23	2.23	1.87	2.00	2.24	2.24	ns	
LVCMS15_F8	0.77	0.86	0.93	0.96	1.60	1.72	1.98	1.98	1.62	1.75	1.99	1.99	ns	
LVCMS15_F12	0.77	0.86	0.93	0.96	1.35	1.47	1.73	1.73	1.37	1.50	1.74	1.74	ns	
LVCMS15_F16	0.77	0.86	0.93	0.96	1.34	1.46	1.71	2.07	1.35	1.49	1.73	2.09	ns	
LVCMS12_S4	0.87	0.95	1.02	1.19	2.57	2.69	2.95	2.95	2.59	2.72	2.96	2.96	ns	
LVCMS12_S8	0.87	0.95	1.02	1.19	2.09	2.21	2.46	2.46	2.10	2.24	2.48	2.48	ns	
LVCMS12_S12	0.87	0.95	1.02	1.19	1.79	1.91	2.17	2.17	1.81	1.94	2.18	2.18	ns	
LVCMS12_F4	0.87	0.95	1.02	1.19	1.98	2.10	2.35	2.35	1.99	2.13	2.37	2.37	ns	
LVCMS12_F8	0.87	0.95	1.02	1.19	1.54	1.66	1.92	1.92	1.56	1.69	1.93	1.93	ns	
LVCMS12_F12	0.87	0.95	1.02	1.19	1.38	1.51	1.76	1.76	1.40	1.54	1.77	1.77	ns	
SSTL135_S	0.67	0.75	0.82	0.88	1.35	1.47	1.73	1.73	1.37	1.50	1.74	1.74	ns	
SSTL15_S	0.60	0.68	0.75	0.75	1.30	1.43	1.68	1.71	1.32	1.46	1.69	1.73	ns	
SSTL18_I_S	0.67	0.75	0.82	0.86	1.67	1.79	2.04	2.04	1.68	1.82	2.06	2.06	ns	
SSTL18_II_S	0.67	0.75	0.82	0.88	1.31	1.43	1.68	1.68	1.32	1.46	1.70	1.70	ns	
DIFF_SSTL135_S	0.68	0.76	0.83	0.88	1.35	1.47	1.73	1.73	1.37	1.50	1.74	1.74	ns	
DIFF_SSTL15_S	0.68	0.76	0.83	0.88	1.30	1.43	1.68	1.71	1.32	1.46	1.69	1.73	ns	
DIFF_SSTL18_I_S	0.71	0.79	0.86	0.88	1.68	1.80	2.06	2.06	1.70	1.83	2.07	2.07	ns	
DIFF_SSTL18_II_S	0.71	0.79	0.86	0.88	1.38	1.51	1.76	1.76	1.40	1.54	1.77	1.77	ns	
SSTL135_F	0.67	0.75	0.82	0.88	1.12	1.24	1.49	1.49	1.13	1.27	1.51	1.51	ns	
SSTL15_F	0.60	0.68	0.75	0.75	1.07	1.19	1.45	1.45	1.09	1.22	1.46	1.46	ns	
SSTL18_I_F	0.67	0.75	0.82	0.86	1.12	1.24	1.49	1.53	1.13	1.27	1.51	1.54	ns	
SSTL18_II_F	0.67	0.75	0.82	0.88	1.12	1.24	1.49	1.51	1.13	1.27	1.51	1.52	ns	
DIFF_SSTL135_F	0.68	0.76	0.83	0.88	1.12	1.24	1.49	1.49	1.13	1.27	1.51	1.51	ns	
DIFF_SSTL15_F	0.68	0.76	0.83	0.88	1.07	1.19	1.45	1.45	1.09	1.22	1.46	1.46	ns	
DIFF_SSTL18_I_F	0.71	0.79	0.86	0.88	1.23	1.35	1.60	1.60	1.24	1.38	1.62	1.62	ns	
DIFF_SSTL18_II_F	0.71	0.79	0.86	0.88	1.21	1.33	1.59	1.59	1.23	1.36	1.60	1.60	ns	

Table 53 specifies the values of T<sub>IOTPHZ</sub> and T<sub>IOBUFDISABLE</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>IOBUFDISABLE</sub> is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the INTERMDISABLE pin is used.

Table 63: CLB Distributed RAM Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>DS_LRAM</sub> / T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.54/0.28	0.60/0.30	0.72/0.35	0.72/0.37	ns, Min
T <sub>AS_LRAM</sub> / T <sub>AH_LRAM</sub>	Address An inputs to clock	0.27/0.55	0.30/0.60	0.37/0.70	0.37/0.71	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.69/0.18	0.77/0.21	0.94/0.26	0.94/0.35	ns, Min
T <sub>WS_LRAM</sub> / T <sub>WH_LRAM</sub>	WE input to clock	0.38/0.10	0.43/0.12	0.53/0.17	0.53/0.17	ns, Min
T <sub>CECK_LRAM</sub> / T <sub>CKCE_LRAM</sub>	CE input to CLK	0.39/0.10	0.44/0.11	0.53/0.17	0.53/0.17	ns, Min
<b>Clock CLK</b>						
T <sub>MPW_LRAM</sub>	Minimum pulse width	1.05	1.13	1.25	1.25	ns, Min
T <sub>MCP</sub>	Minimum clock period	2.10	2.26	2.50	2.50	ns, Min

**Notes:**

1. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

**CLB Shift Register Switching Characteristics (SLICEM Only)**

Table 64: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
<b>Sequential Delays</b>						
T <sub>REG</sub>	Clock to A – D outputs	1.19	1.33	1.61	1.61	ns, Max
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.58	1.77	2.15	2.15	ns, Max
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	1.12	1.23	1.46	1.46	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>WS_SHFREG</sub> / T <sub>WH_SHFREG</sub>	WE input	0.37/0.10	0.41/0.12	0.51/0.17	0.51/0.17	ns, Min
T <sub>CECK_SHFREG</sub> / T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.37/0.10	0.42/0.11	0.52/0.17	0.52/0.17	ns, Min
T <sub>DS_SHFREG</sub> / T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.33/0.34	0.37/0.37	0.44/0.43	0.44/0.44	ns, Min
<b>Clock CLK</b>						
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.77	0.86	0.98	0.98	ns, Min

**DSP48E1 Switching Characteristics**

Table 66: DSP48E1 Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
<b>Setup and Hold Times of Data/Control Pins to the Input Register Clock</b>						
T <sub>DSPDCK_A_AREG</sub> /T <sub>DSPCKD_A_AREG</sub>	A input to A register CLK	0.26/0.12	0.30/0.13	0.37/0.14	0.37/0.28	ns
T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>	B input to B register CLK	0.33/0.15	0.38/0.16	0.45/0.18	0.45/0.25	ns
T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>	C input to C register CLK	0.17/0.17	0.20/0.19	0.24/0.21	0.24/0.26	ns
T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>	D input to D register CLK	0.25/0.25	0.32/0.27	0.42/0.27	0.42/0.42	ns
T <sub>DSPDCK_ACIN_AREG</sub> /T <sub>DSPCKD_ACIN_AREG</sub>	ACIN input to A register CLK	0.23/0.12	0.27/0.13	0.32/0.14	0.32/0.17	ns
T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>	BCIN input to B register CLK	0.25/0.15	0.29/0.16	0.36/0.18	0.36/0.18	ns
<b>Setup and Hold Times of Data Pins to the Pipeline Register Clock</b>						
T <sub>DSPDCK_{A,B}_MREG_MULT</sub> /T <sub>DSPCKD_{A,B}_MREG_MULT</sub>	{A, B} input to M register CLK using multiplier	2.40/-0.01	2.76/-0.01	3.29/-0.01	3.29/-0.01	ns
T <sub>DSPDCK_{A,D}_ADREG</sub> /T <sub>DSPCKD_{A,D}_ADREG</sub>	{A, D} input to AD register CLK	1.29/-0.02	1.48/-0.02	1.76/-0.02	1.76/-0.02	ns
<b>Setup and Hold Times of Data/Control Pins to the Output Register Clock</b>						
T <sub>DSPDCK_{A,B}_PREG_MULT</sub> /T <sub>DSPCKD_{A,B}_PREG_MULT</sub>	{A, B} input to P register CLK using multiplier	4.02/-0.28	4.60/-0.28	5.48/-0.28	5.48/-0.28	ns
T <sub>DSPDCK_D_PREG_MULT</sub> /T <sub>DSPCKD_D_PREG_MULT</sub>	D input to P register CLK using multiplier	3.93/-0.73	4.50/-0.73	5.35/-0.73	5.35/-0.73	ns
T <sub>DSPDCK_{A,B}_PREG</sub> /T <sub>DSPCKD_{A,B}_PREG</sub>	A or B input to P register CLK not using multiplier	1.73/-0.28	1.98/-0.28	2.35/-0.28	2.35/-0.28	ns
T <sub>DSPDCK_C_PREG</sub> /T <sub>DSPCKD_C_PREG</sub>	C input to P register CLK not using multiplier	1.54/-0.26	1.76/-0.26	2.10/-0.26	2.10/-0.26	ns
T <sub>DSPDCK_PCIN_PREG</sub> /T <sub>DSPCKD_PCIN_PREG</sub>	PCIN input to P register CLK	1.32/-0.15	1.51/-0.15	1.80/-0.15	1.80/-0.15	ns
<b>Setup and Hold Times of the CE Pins</b>						
T <sub>DSPDCK_{CEA;CEB}_{AREG;BREG}</sub> /T <sub>DSPCKD_{CEA;CEB}_{AREG;BREG}</sub>	{CEA; CEB} input to {A; B} register CLK	0.35/0.06	0.42/0.08	0.52/0.11	0.52/0.11	ns
T <sub>DSPDCK_CEC_CREG</sub> /T <sub>DSPCKD_CEC_CREG</sub>	CEC input to C register CLK	0.28/0.10	0.34/0.11	0.42/0.13	0.42/0.13	ns
T <sub>DSPDCK_CED_DREG</sub> /T <sub>DSPCKD_CED_DREG</sub>	CED input to D register CLK	0.36/-0.03	0.43/-0.03	0.52/-0.03	0.52/-0.03	ns
T <sub>DSPDCK_CEM_MREG</sub> /T <sub>DSPCKD_CEM_MREG</sub>	CEM input to M register CLK	0.17/0.18	0.21/0.20	0.27/0.23	0.27/0.23	ns
T <sub>DSPDCK_CEP_PREG</sub> /T <sub>DSPCKD_CEP_PREG</sub>	CEP input to P register CLK	0.36/0.01	0.43/0.01	0.53/0.01	0.53/0.01	ns
<b>Setup and Hold Times of the RST Pins</b>						
T <sub>DSPDCK_{RSTA;RSTB}_{AREG;BREG}</sub> /T <sub>DSPCKD_{RSTA;RSTB}_{AREG;BREG}</sub>	{RSTA, RSTB} input to {A, B} register CLK	0.41/0.11	0.46/0.13	0.55/0.15	0.55/0.24	ns
T <sub>DSPDCK_RSTC_CREG</sub> /T <sub>DSPCKD_RSTC_CREG</sub>	RSTC input to C register CLK	0.07/0.10	0.08/0.11	0.09/0.12	0.09/0.25	ns
T <sub>DSPDCK_RSTD_DREG</sub> /T <sub>DSPCKD_RSTD_DREG</sub>	RSTD input to D register CLK	0.44/0.07	0.50/0.08	0.59/0.09	0.59/0.09	ns
T <sub>DSPDCK_RSTM_MREG</sub> /T <sub>DSPCKD_RSTM_MREG</sub>	RSTM input to M register CLK	0.21/0.22	0.23/0.24	0.27/0.28	0.27/0.28	ns

Table 66: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
<b>Clock to Outs from Input Register Clock to Output Pins</b>						
T <sub>DSPCKO_P_AREG_MULT</sub>	CLK AREG to P output using multiplier	3.94	4.51	5.37	5.37	ns
T <sub>DSPCKO_P_BREG</sub>	CLK BREG to P output not using multiplier	1.64	1.87	2.22	2.22	ns
T <sub>DSPCKO_P_CREG</sub>	CLK CREG to P output not using multiplier	1.69	1.93	2.30	2.30	ns
T <sub>DSPCKO_P_DREG_MULT</sub>	CLK DREG to P output using multiplier	3.91	4.48	5.32	5.32	ns
<b>Clock to Outs from Input Register Clock to Cascading Output Pins</b>						
T <sub>DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}</sub>	CLK (ACOUT, BCOUT) to {A,B} register output	0.64	0.73	0.87	0.87	ns
T <sub>DSPCKO_CARRYCASCOU_{AREG, BREG}_MULT</sub>	CLK (AREG, BREG) to CARRYCASCOU output using multiplier	4.19	4.79	5.70	5.70	ns
T <sub>DSPCKO_CARRYCASCOU_BREG</sub>	CLK BREG to CARRYCASCOU output not using multiplier	1.88	2.15	2.55	2.55	ns
T <sub>DSPCKO_CARRYCASCOU_DREG_MULT</sub>	CLK DREG to CARRYCASCOU output using multiplier	4.16	4.76	5.65	5.65	ns
T <sub>DSPCKO_CARRYCASCOU_CREG</sub>	CLK CREG to CARRYCASCOU output	1.94	2.21	2.63	2.63	ns
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	With all registers used	628.93	550.66	464.25	464.25	MHz
F <sub>MAX_PATDET</sub>	With pattern detector	531.63	465.77	392.93	392.93	MHz
F <sub>MAX_MULT_NOMREG</sub>	Two register multiply without MREG	349.28	305.62	257.47	257.47	MHz
F <sub>MAX_MULT_NOMREG_PATDET</sub>	Two register multiply without MREG with pattern detect	317.26	277.62	233.92	233.92	MHz
F <sub>MAX_PREADD_MULT_NOADREG</sub>	Without ADREG	397.30	346.26	290.44	290.44	MHz
F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>	Without ADREG with pattern detect	397.30	346.26	290.44	290.44	MHz
F <sub>MAX_NOPIPELINEREG</sub>	Without pipeline registers (MREG, ADREG)	260.01	227.01	190.69	190.69	MHz
F <sub>MAX_NOPIPELINEREG_PATDET</sub>	Without pipeline registers (MREG, ADREG) with pattern detect	241.72	211.15	177.43	177.43	MHz

Table 72: MMCM Specification (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
MMCM_T_LOCKMAX	MMCM maximum lock time	100.00	100.00	100.00	100.00	μs
MMCM_F_OUTMAX	MMCM maximum output frequency	800.00	800.00	800.00	800.00	MHz
MMCM_F_OUTMIN	MMCM minimum output frequency <sup>(5)(6)</sup>	4.69	4.69	4.69	4.69	MHz
MMCM_T_EXTFDVAR	External clock feedback variation	< 20% of clock input period or 1 ns Max				
MMCM_RST_MINPULSE	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns
MMCM_F_PFDMAX	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	450.00	MHz
MMCM_F_PFDMIN	Minimum frequency at the phase frequency detector	10.00	10.00	10.00	10.00	MHz
MMCM_T_FBDELAY	Maximum delay in the feedback path	3 ns Max or one CLKIN cycle				

**MMCM Switching Characteristics Setup and Hold**

T <sub>MMCMDCK_PSEN</sub> / T <sub>MMCMCKD_PSEN</sub>	Setup and hold of phase-shift enable	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T <sub>MMCMDCK_PSINCDEC</sub> / T <sub>MMCMCKD_PSINCDEC</sub>	Setup and hold of phase-shift increment/decrement	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T <sub>MMCMCKO_PSDONE</sub>	Phase shift clock-to-out of PSDONE	0.59	0.68	0.81	0.81	ns

**Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK**

T <sub>MMCMDCK_DADDR</sub> / T <sub>MMCMCKD_DADDR</sub>	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
T <sub>MMCMDCK_DI</sub> / T <sub>MMCMCKD_DI</sub>	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
T <sub>MMCMDCK_DEN</sub> / T <sub>MMCMCKD_DEN</sub>	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	2.29/0.00	ns, Min
T <sub>MMCMDCK_DWE</sub> / T <sub>MMCMCKD_DWE</sub>	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
T <sub>MMCMCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	0.99	ns, Max
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	200.00	MHz, Max

**Notes:**

- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.
- When CLKOUT4\_CASCADE = TRUE, MMCM\_F\_OUTMIN is 0.036 MHz.

## Device Pin-to-Pin Input Parameter Guidelines

Table 79: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1C/-1I/-1LI	-1Q	
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup>							
$T_{PSFD}/T_{PHFD}$	Full delay (legacy delay or default delay) global clock input and IFF <sup>(2)</sup> without MMCM/PLL with ZHOLD_DELAY on HR I/O banks	XC7Z007S	N/A	2.13/-0.17	2.44/-0.17	N/A	ns
		XC7Z012S	N/A	2.55/-0.18	3.03/-0.18	N/A	ns
		XC7Z014S	N/A	2.74/-0.25	3.18/-0.25	N/A	ns
		XC7Z010	2.00/-0.17	2.13/-0.17	2.44/-0.17	N/A	ns
		XC7Z015	2.38/-0.18	2.55/-0.18	3.03/-0.18	N/A	ns
		XC7Z020	2.55/-0.25	2.74/-0.25	3.18/-0.25	N/A	ns
		XA7Z010	N/A	N/A	2.44/-0.17	2.44/-0.17	ns
		XA7Z020	N/A	N/A	3.18/-0.25	3.18/-0.25	ns
		XQ7Z020	N/A	2.74/-0.25	3.18/-0.25	3.18/-0.25	ns

### Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input flip-flop or latch.

Table 80: Clock-Capable Clock Input Setup and Hold With MMCM

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1C/-1I/-1LI	-1Q	
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup>							
$T_{PSMMCMCC}/T_{PHMMCMCC}$	No delay clock-capable clock input and IFF <sup>(2)</sup> with MMCM	XC7Z007S	N/A	2.68/-0.62	3.22/-0.62	N/A	ns
		XC7Z012S	N/A	2.80/-0.62	3.34/-0.62	N/A	ns
		XC7Z014S	N/A	2.82/-0.62	3.38/-0.62	N/A	ns
		XC7Z010	2.36/-0.62	2.68/-0.62	3.22/-0.62	N/A	ns
		XC7Z015	2.47/-0.62	2.80/-0.62	3.34/-0.62	N/A	ns
		XC7Z020	2.48/-0.62	2.82/-0.62	3.38/-0.62	N/A	ns
		XA7Z010	N/A	N/A	3.22/-0.62	3.22/-0.62	ns
		XA7Z020	N/A	N/A	3.38/-0.62	3.38/-0.62	ns
		XQ7Z020	N/A	2.82/-0.62	3.38/-0.62	3.38/-0.62	ns

### Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input flip-flop or latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 81: Clock-Capable Clock Input Setup and Hold With PLL

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1C/-1I/-1LI	-1Q	
Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. <sup>(1)</sup>							
$T_{PSPLLCC}/T_{PHPLLCC}$	No delay clock-capable clock input and IFF <sup>(2)</sup> with PLL	XC7Z007S	N/A	3.03/-0.19	3.64/-0.19	N/A	ns
		XC7Z012S	N/A	3.15/-0.20	3.76/-0.20	N/A	ns
		XC7Z014S	N/A	3.17/-0.20	3.80/-0.20	N/A	ns
		XC7Z010	2.67/-0.19	3.03/-0.19	3.64/-0.19	N/A	ns
		XC7Z015	2.78/-0.20	3.15/-0.20	3.76/-0.20	N/A	ns
		XC7Z020	2.79/-0.20	3.17/-0.20	3.80/-0.20	N/A	ns
		XA7Z010	N/A	N/A	3.64/-0.19	3.64/-0.19	ns
		XA7Z020	N/A	N/A	3.80/-0.20	3.80/-0.20	ns
		XQ7Z020	N/A	3.17/-0.20	3.80/-0.20	3.80/-0.20	ns

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input flip-flop or latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 82: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIN

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIN for SSTL15 Standard.						
$T_{PSCS}/T_{PHCS}$	Setup and hold of I/O clock	-0.38/1.39	-0.38/1.55	-0.38/1.86	-0.38/1.86	ns

Table 83: Sample Window

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
$T_{SAMP}$	Sampling error at receiver pins <sup>(1)</sup>	0.59	0.64	0.70	0.70	ns
$T_{SAMP\_BUFIN}$	Sampling error at receiver pins using BUFIN <sup>(2)</sup>	0.35	0.40	0.46	0.46	ns

**Notes:**

1. This parameter indicates the total sampling error of the PL DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the PL DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIN clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

## Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for PL clock transmitter and receiver data-valid windows.

Table 84: Package Skew

Symbol	Description	Device	Package	Value	Units
T <sub>PKGSKEW</sub>	Package skew <sup>(1)</sup>	XC7Z007S	CLG225	101	ps
			CLG400	155	ps
		XC7Z012S	CLG485	182	ps
		XC7Z014S	CLG400	166	ps
			CLG484	248	ps
		XC7Z010	CLG225	101	ps
			CLG400	155	ps
		XC7Z015	CLG485	182	ps
		XC7Z020	CLG400	166	ps
			CLG484	248	ps
		XA7Z010	CLG225	101	ps
			CLG400	155	ps
		XA7Z020	CLG400	166	ps
			CLG484	248	ps
		XQ7Z020	CL400	166	ps
			CL484	248	ps

**Notes:**

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

## GTP Transceiver Specifications (Only available in the XC7Z012S and XC7Z015)

### GTP Transceiver DC Input and Output Levels

Table 85 summarizes the DC output specifications of the GTP transceivers in the XC7Z012S and XC7Z015. Consult the 7 Series FPGAs GTP Transceiver User Guide ([UG482](#)) for further details.

Table 85: GTP Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV <sub>PPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup>	Transmitter output swing is set to maximum setting	1000	—	—	mV
V <sub>CMOUTDC</sub>	DC common mode output voltage	Equation based		V <sub>MGTAVTT</sub> – DV <sub>PPOUT</sub> /4		mV
R <sub>OUT</sub>	Differential output resistance		—	100	—	Ω
V <sub>CMOUTAC</sub>	Common mode output voltage: AC coupled			1/2 V <sub>MGTAVTT</sub>		mV
T <sub>OSKEW</sub>	Transmitter output pair (TXP and TXN) intra-pair skew		—	—	12	ps
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage	External AC coupled	150	—	2000	mV
V <sub>IN</sub>	Single-ended input voltage <sup>(2)</sup>	DC coupled V <sub>MGTAVTT</sub> = 1.2V	-200	—	V <sub>MGTAVTT</sub>	mV
V <sub>CMIN</sub>	Common mode input voltage	DC coupled V <sub>MGTAVTT</sub> = 1.2V	—	2/3 V <sub>MGTAVTT</sub>	—	mV
R <sub>IN</sub>	Differential input resistance		—	100	—	Ω
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(3)</sup>		—	100	—	nF

#### Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in the 7 Series FPGAs GTP Transceiver User Guide ([UG482](#)) and can result in values lower than reported in this table.
2. Voltage measured at the pin referenced to GND.
3. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 20: Single-Ended Peak-to-Peak Voltage




Figure 21: Differential Peak-to-Peak Voltage

**Note:** In Figure 21, differential peak-to-peak voltage = single-ended peak-to-peak voltage x 2.

**Table 86** summarizes the DC specifications of the clock input of the GTP transceiver. Consult the *7 Series FPGAs GTP Transceiver User Guide* ([UG482](#)) for further details.

**Table 86: GTP Transceiver Clock DC Input Level Specification**

Symbol	DC Parameter	Min	Typ	Max	Units
V <sub>IDIFF</sub>	Differential peak-to-peak input voltage	350	—	2000	mV
R <sub>IN</sub>	Differential input resistance	—	100	—	Ω
C <sub>EXT</sub>	Required external AC coupling capacitor	—	100	—	nF

## GTP Transceiver Switching Characteristics

Consult the *7 Series FPGAs GTP Transceiver User Guide* ([UG482](#)) for further information.

**Table 87: GTP Transceiver Performance**


Symbol	Description	Output Divider	Speed Grade				Units
			-3	-2	-1C/-1I/-1LI	-1Q	
F <sub>GTPMAX</sub>	Maximum GTP transceiver data rate		6.25	6.25	3.75	N/A	Gb/s
F <sub>GTPMIN</sub>	Minimum GTP transceiver data rate		0.500	0.500	0.500	N/A	Gb/s
F <sub>GTPRANGE</sub>	PLL line rate range	1	3.2–6.25	3.2–6.25	3.2–3.75	N/A	Gb/s
		2	1.6–3.3	1.6–3.3	1.6–3.2	N/A	Gb/s
		4	0.8–1.65	0.8–1.65	0.8–1.6	N/A	Gb/s
		8	0.5–0.825	0.5–0.825	0.5–0.8	N/A	Gb/s
F <sub>GTPPLL RANGE</sub>	GTP transceiver PLL frequency range		1.6–3.3	1.6–3.3	1.6–3.3	N/A	GHz

**Table 88: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics**

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
F <sub>GTPDRPCLK</sub>	GTPDRPCLK maximum frequency	175	175	156	N/A	MHz

**Table 89: GTP Transceiver Reference Clock Switching Characteristics**

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F <sub>GCLK</sub>	Reference clock frequency range		60	—	660	MHz
T <sub>RCLK</sub>	Reference clock rise time	20% – 80%	—	200	—	ps
T <sub>FCLK</sub>	Reference clock fall time	80% – 20%	—	200	—	ps
T <sub>DCREF</sub>	Reference clock duty cycle	Transceiver PLL only	40	—	60	%



**Figure 22: Reference Clock Timing Parameters**

Table 93: GTP Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
$F_{GTPRX}$	Serial data rate	RX oversampler not enabled	0.500	—	$F_{GTPMAX}$	Gb/s
$T_{RXELECIDLE}$	Time for RXELECIDLE to respond to loss or restoration of data		—	10	—	ns
$RX_{OOBVDP}$	OOB detect threshold peak-to-peak		60	—	150	mV
$RX_{SST}$	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	—	5000	ppm
$RX_{RL}$	Run length (CID)		—	—	512	UI
$RX_{PPMTOL}$	Data/REFCLK PPM offset tolerance		-1250	—	1250	ppm
<b>SJ Jitter Tolerance<sup>(2)</sup></b>						
$JT_{SJ6.25}$	Sinusoidal Jitter <sup>(3)</sup>	6.25 Gb/s	0.44	—	—	UI
$JT_{SJ5.0}$	Sinusoidal Jitter <sup>(3)</sup>	5.0 Gb/s	0.44	—	—	UI
$JT_{SJ4.25}$	Sinusoidal Jitter <sup>(3)</sup>	4.25 Gb/s	0.44	—	—	UI
$JT_{SJ3.75}$	Sinusoidal Jitter <sup>(3)</sup>	3.75 Gb/s	0.44	—	—	UI
$JT_{SJ3.2}$	Sinusoidal Jitter <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	—	—	UI
$JT_{SJ3.2L}$	Sinusoidal Jitter <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	—	—	UI
$JT_{SJ2.5}$	Sinusoidal Jitter <sup>(3)</sup>	2.5 Gb/s <sup>(6)</sup>	0.5	—	—	UI
$JT_{SJ1.25}$	Sinusoidal Jitter <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	—	—	UI
$JT_{SJ500}$	Sinusoidal Jitter <sup>(3)</sup>	500 Mb/s	0.4	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
$JT_{TJSE3.2}$	Total Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
$JT_{TJSE6.25}$		6.25 Gb/s	0.70	—	—	UI
$JT_{SJSE3.2}$	Sinusoidal Jitter with Stressed Eye <sup>(8)</sup>	3.2 Gb/s	0.1	—	—	UI
$JT_{SJSE6.25}$		6.25 Gb/s	0.1	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 10 MHz.
4. PLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. PLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
6. PLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
7. PLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
8. Composite jitter.