

Welcome to [E-XFL.COM](#)

### [\*\*Embedded - System On Chip \(SoC\): The Heart of Modern Embedded Systems\*\*](#)

**Embedded - System On Chip (SoC)** refers to an integrated circuit that consolidates all the essential components of a computer system into a single chip. This includes a microprocessor, memory, and other peripherals, all packed into one compact and efficient package. SoCs are designed to provide a complete computing solution, optimizing both space and power consumption, making them ideal for a wide range of embedded applications.

### **What are [Embedded - System On Chip \(SoC\)](#)?**

**System On Chip (SoC)** integrates multiple functions of a computer or electronic system onto a single chip. Unlike traditional multi-chip solutions, SoCs combine a central

#### **Details**

Product Status	Active
Architecture	MCU, FPGA
Core Processor	Dual ARM® Cortex®-A9 MPCore™ with CoreSight™
Flash Size	-
RAM Size	256KB
Peripherals	DMA
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, MMC/SD/SDIO, SPI, UART/USART, USB OTG
Speed	766MHz
Primary Attributes	Artix™-7 FPGA, 28K Logic Cells
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	400-LFBGA, CSPBGA
Supplier Device Package	400-CSPBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7z010-2clg400i">https://www.e-xfl.com/product-detail/xilinx/xc7z010-2clg400i</a>

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

Symbol	Description	Min	Typ	Max	Units
$V_{PIN}^{(4)}$	PS DDR and MIO I/O input voltage	-0.20	-	$V_{CCO\_DDR} + 0.20$ $V_{CCO\_MIO} + 0.20$	V
<b>PL</b>					
$V_{CCINT}^{(5)}$	PL internal supply voltage	0.95	1.00	1.05	V
	PL -1LI (0.95V) internal supply voltage	0.92	0.95	0.98	V
$V_{CCAUX}$	PL auxiliary supply voltage	1.71	1.80	1.89	V
$V_{CCBRAM}^{(5)}$	PL block RAM supply voltage	0.95	1.00	1.05	V
	PL -1LI (0.95V) block RAM supply voltage	0.92	0.95	0.98	V
$V_{CCO}^{(6)(7)}$	PL supply voltage for HR I/O banks	1.14	-	3.465	V
$V_{IN}^{(4)}$	I/O input voltage	-0.20	-	$V_{CCO} + 0.20$	V
	I/O input voltage (when $V_{CCO} = 3.3V$ ) for $V_{REF}$ and differential I/O standards except TMDS_33 <sup>(8)</sup>	-0.20	-	2.625	V
$I_{IN}^{(9)}$	Maximum current through any (PS or PL) pin in a powered or unpowered bank when forward biasing the clamp diode	-	-	10	mA
$V_{CCBATT}^{(10)}$	Battery voltage	1.0	-	1.89	V
<b>GTP Transceiver (XC7Z015 Only)</b>					
$V_{MGTAVCC}^{(11)}$	Analog supply voltage for the GTP transmitter and receiver circuits	0.97	1.0	1.03	V
$V_{MGTAVTT}^{(11)}$	Analog supply voltage for the GTP transmitter and receiver termination circuits	1.17	1.2	1.23	V
<b>XADC</b>					
$V_{CCADC}$	XADC supply relative to GNDADC	1.71	1.80	1.89	V
$V_{REFP}$	Externally supplied reference voltage	1.20	1.25	1.30	V
<b>Temperature</b>					
$T_j$	Junction temperature operating range for commercial (C) temperature devices	0	-	85	°C
	Junction temperature operating range for extended (E) temperature devices	0	-	100	°C
	Junction temperature operating range for industrial (I) temperature devices	-40	-	100	°C
	Junction temperature operating range for expanded (Q) temperature devices	-40	-	125	°C

**Notes:**

- All voltages are relative to ground. The PL and PS share a common ground.
- For the design of the power distribution system consult the *Zynq-7000 All Programmable SoC PCB Design Guide* ([UG933](#)).
- Applies to both MIO supply banks  $V_{CCO\_MIO0}$  and  $V_{CCO\_MIO1}$ .
- The lower absolute voltage specification always applies.
- $V_{CCINT}$  and  $V_{CCBRAM}$  should be connected to the same supply.
- Configuration data is retained even if  $V_{CCO}$  drops to 0V.
- Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V at  $\pm 5\%$ .
- See [Table 11](#) for TMDS\_33 specifications.
- A total of 200 mA per PS or PL bank should not be exceeded.
- $V_{CCBATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{CCBATT}$  to either ground or  $V_{CCAUX}$ .
- Each voltage listed requires the filter circuit described in the *7 Series FPGAs GTP Transceiver User Guide* ([UG482](#)).

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
V <sub>DRI</sub> NT	Data retention V <sub>CCINT</sub> voltage (below which configuration data might be lost)	0.75	—	—	V
V <sub>DRI</sub>	Data retention V <sub>CCAUX</sub> voltage (below which configuration data might be lost)	1.5	—	—	V
I <sub>REF</sub>	PS_DDR_VREF 0/1, PS_MIO_VREF, and V <sub>REF</sub> leakage current per pin	—	—	15	μA
I <sub>L</sub>	Input or output leakage current per pin (sample-tested)	—	—	15	μA
C <sub>IN</sub> <sup>(2)</sup>	PL die input capacitance at the pad	—	—	8	pF
C <sub>PIN</sub> <sup>(2)</sup>	PS die input capacitance at the pad	—	—	8	pF
I <sub>RPULLUP</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 3.3V	90	—	330	μA
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 2.5V	68	—	250	μA
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.8V	34	—	220	μA
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.5V	23	—	150	μA
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.2V	12	—	120	μA
I <sub>RPULLDOWN</sub>	Pad pull-down (when selected) @ V <sub>IN</sub> = 3.3V	68	—	330	μA
	Pad pull-down (when selected) @ V <sub>IN</sub> = 1.8V	45	—	180	μA
I <sub>CCADC</sub>	Analog supply current, analog circuits in powered up state	—	—	25	mA
I <sub>BATT</sub> <sup>(3)</sup>	Battery supply current	—	—	150	nA
R <sub>IN_TERM</sub> <sup>(4)</sup>	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 (UNTUNED_SPLIT_40)	28	40	55	Ω
	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 (UNTUNED_SPLIT_50)	35	50	65	Ω
	Thevenin equivalent resistance of programmable input termination to V <sub>CCO</sub> /2 (UNTUNED_SPLIT_60)	44	60	83	Ω
n	Temperature diode ideality factor	—	1.010	—	—
r	Temperature diode series resistance	—	2	—	Ω

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a V<sub>CCO</sub>/2 level.

## Power Supply Requirements

**Table 6** shows the minimum current, in addition to  $I_{CCQ}$ , that is required by Zynq-7000 devices for proper power-on and configuration. If the current minimums shown in **Table 5** and **Table 6** are met, the device powers on after all four PL supplies have passed through their power-on reset threshold voltages. The Zynq-7000 device must not be configured until after  $V_{CCINT}$  is applied. Once initialized and configured, use the Xilinx Power Estimator (XPE) spreadsheet tool (download at [www.xilinx.com/power](http://www.xilinx.com/power)) to estimate current drain on these supplies.

**Table 6: Power-On Current for Zynq-7000 Devices**

Device	$I_{CCPINTMIN}$	$I_{CCPAUXMIN}$	$I_{CCDDRMIN}$	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	$I_{CCOMIN}$	$I_{CCBRAMMIN}$	Units
XC7Z007S	$I_{CCPINTQ} + 70$	$I_{CCPAUXQ} + 40$	$I_{CCDDRQ} + 100 \text{ mA per bank}$	$I_{CCINTQ} + 40$	$I_{CCAUXQ} + 60$	$I_{CCOQ} + 90 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7Z012S	$I_{CCPINTQ} + 70$	$I_{CCPAUXQ} + 40$	$I_{CCDDRQ} + 100 \text{ mA per bank}$	$I_{CCINTQ} + 130$	$I_{CCAUXQ} + 60$	$I_{CCOQ} + 90 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7Z014S	$I_{CCPINTQ} + 70$	$I_{CCPAUXQ} + 40$	$I_{CCDDRQ} + 100 \text{ mA per bank}$	$I_{CCINTQ} + 70$	$I_{CCAUXQ} + 60$	$I_{CCOQ} + 90 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7Z010 XA7Z010	$I_{CCPINTQ} + 70$	$I_{CCPAUXQ} + 40$	$I_{CCDDRQ} + 100 \text{ mA per bank}$	$I_{CCINTQ} + 40$	$I_{CCAUXQ} + 60$	$I_{CCOQ} + 90 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7Z015	$I_{CCPINTQ} + 70$	$I_{CCPAUXQ} + 40$	$I_{CCDDRQ} + 100 \text{ mA per bank}$	$I_{CCINTQ} + 130$	$I_{CCAUXQ} + 60$	$I_{CCOQ} + 90 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA
XC7Z020 XA7Z020 XQ7Z020	$I_{CCPINTQ} + 70$	$I_{CCPAUXQ} + 40$	$I_{CCDDRQ} + 100 \text{ mA per bank}$	$I_{CCINTQ} + 70$	$I_{CCAUXQ} + 60$	$I_{CCOQ} + 90 \text{ mA per bank}$	$I_{CCBRAMQ} + 40$	mA

**Table 7: Power Supply Ramp Time**

Symbol	Description	Conditions	Min	Max	Units
$T_{VCCPINT}$	Ramp time from GND to 90% of $V_{CCPINT}$		0.2	50	ms
$T_{VCCPAUX}$	Ramp time from GND to 90% of $V_{CCPAUX}$		0.2	50	ms
$T_{VCCO\_DDR}$	Ramp time from GND to 90% of $V_{CCO\_DDR}$		0.2	50	ms
$T_{VCCO\_MIO}$	Ramp time from GND to 90% of $V_{CCO\_MIO}$		0.2	50	ms
$T_{VCCINT}$	Ramp time from GND to 90% of $V_{CCINT}$		0.2	50	ms
$T_{VCCO}$	Ramp time from GND to 90% of $V_{CCO}$		0.2	50	ms
$T_{VCCAUX}$	Ramp time from GND to 90% of $V_{CCAUX}$		0.2	50	ms
$T_{CCBRAM}$	Ramp time from GND to 90% of $V_{CCBRAM}$		0.2	50	ms
$T_{VCCO2VCCAUX}$	Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625\text{V}$ and $V_{CCO\_MIO} - V_{CCPAUX} > 2.625\text{V}$	$T_j = 125^\circ\text{C}$ <sup>(1)</sup>	–	300	ms
		$T_j = 100^\circ\text{C}$ <sup>(1)</sup>	–	500	
		$T_j = 85^\circ\text{C}$ <sup>(1)</sup>	–	800	
$T_{MGTAVCC}$	Ramp time from GND to 90% of $V_{MGTAVCC}$		0.2	50	ms
$T_{MGTAVTT}$	Ramp time from GND to 90% of $V_{MGTAVTT}$		0.2	50	ms

### Notes:

- Based on 240,000 power cycles with nominal  $V_{CCO}$  of 3.3V or 36,500 power cycles with worst case  $V_{CCO}$  of 3.465V.

## PL I/O Levels

Table 10: SelectIO DC Input and Output Levels<sup>(1)(2)</sup>

I/O Standard	V <sub>IL</sub>		V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
HSTL_I	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	8.00	-8.00
HSTL_I_18	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	8.00	-8.00
HSTL_II	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	16.00	-16.00
HSTL_II_18	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	16.00	-16.00
HSUL_12	-0.300	V <sub>REF</sub> - 0.130	V <sub>REF</sub> + 0.130	V <sub>CCO</sub> + 0.300	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.10	-0.10
LVCMOS12	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 3	Note 3
LVCMOS15	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	Note 4	Note 4
LVCMOS18	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVCMOS25	-0.300	0.7	1.700	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 4	Note 4
LVCMOS33	-0.300	0.8	2.000	3.450	0.400	V <sub>CCO</sub> - 0.400	Note 4	Note 4
LVTTL	-0.300	0.8	2.000	3.450	0.400	2.400	Note 5	Note 5
MOBILE_DDR	-0.300	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	0.10	-0.10
PCI33_3	-0.400	30% V <sub>CCO</sub>	50% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.500	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	1.50	-0.50
SSTL135	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	13.00	-13.00
SSTL135_R	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	8.90	-8.90
SSTL15	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	13.00	-13.00
SSTL15_R	-0.300	V <sub>REF</sub> - 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	8.90	-8.90
SSTL18_I	-0.300	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.470	V <sub>CCO</sub> /2 + 0.470	8.00	-8.00
SSTL18_II	-0.300	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.600	V <sub>CCO</sub> /2 + 0.600	13.40	-13.40

### Notes:

- Tested according to relevant specifications.
- 3.3V and 2.5V standards are only supported in HR I/O banks.
- Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.
- For detailed interface specific DC voltage levels, see the 7 Series FPGAs SelectIO Resources User Guide ([UG471](#)).

Table 11: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>			V <sub>OCM</sub> <sup>(3)</sup>			V <sub>OD</sub> <sup>(4)</sup>		
	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max
BLVDS_25	0.300	1.200	1.425	0.100	-	-	-	1.250	-	Note 5		
MINI_LVDS_25	0.300	1.200	V <sub>CCAUX</sub>	0.200	0.400	0.600	1.000	1.200	1.400	0.300	0.450	0.600
PPDS_25	0.200	0.900	V <sub>CCAUX</sub>	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.400	0.100	0.350	0.600
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V <sub>CCO</sub> -0.405	V <sub>CCO</sub> -0.300	V <sub>CCO</sub> -0.190	0.400	0.600	0.800

### Notes:

- V<sub>ICM</sub> is the input common mode voltage.
- V<sub>ID</sub> is the input differential voltage (Q-Q̄).
- V<sub>OCM</sub> is the output common mode voltage.
- V<sub>OD</sub> is the output differential voltage (Q-Q̄).
- V<sub>OD</sub> for BLVDS will vary significantly depending on topology and loading.
- LVDS\_25 is specified in [Table 13](#).

To select the -1LI (PL 0.95V) speed specifications in the Vivado tools, select the **Zynq-7000** sub-family and then select the part name that is the device name followed by an *i* followed by the package name followed by the speed grade. For example, select the **xc7z020iclg484-1L** part name for the XC7Z020 device in the CLG484 package and -1LI (PL 0.95V) speed grade. The -1LI (PL 0.95V) speed specifications are not supported in the ISE tools.

A similar part naming convention applies to the speed specifications selection in the ISE tools for supported devices. See [Table 16](#) for the subset of the Zynq-7000 devices supported in the ISE tools.

## PS Performance Characteristics

For further design requirement details, refer to the *Zynq-7000 All Programmable SoC Technical Reference Manual* ([UG585](#)).

**Table 17: CPU Clock Domains Performance**

Symbol	Clock Ratio	Description	Speed Grade				Units
			-3	-2	-1C/-1I/-1LI	-1Q	
$F_{CPU\_6X4X\_621\_MAX}$ <sup>(1)</sup>	6:2:1	Maximum CPU clock frequency	866	766	667	667	MHz
$F_{CPU\_3X2X\_621\_MAX}$		Maximum CPU_3X clock frequency	433	383	333	333	MHz
$F_{CPU\_2X\_621\_MAX}$		Maximum CPU_2X clock frequency	288	255	222	222	MHz
$F_{CPU\_1X\_621\_MAX}$		Maximum CPU_1X clock frequency	144	127	111	111	MHz
$F_{CPU\_6X4X\_421\_MAX}$ <sup>(1)</sup>	4:2:1	Maximum CPU clock frequency	710	600	533	533	MHz
$F_{CPU\_3X2X\_421\_MAX}$		Maximum CPU_3X clock frequency	355	300	267	267	MHz
$F_{CPU\_2X\_421\_MAX}$		Maximum CPU_2X clock frequency	355	300	267	267	MHz
$F_{CPU\_1X\_421\_MAX}$		Maximum CPU_1X clock frequency	178	150	133	133	MHz

**Notes:**

1. The maximum frequency during BootROM execution is 500 MHz across all speed specifications.

**Table 18: PS DDR Clock Domains Performance<sup>(1)</sup>**

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
$F_{DDR3\_MAX}$	Maximum DDR3 interface performance	1066	1066	1066	1066	Mb/s
$F_{DDR3L\_MAX}$	Maximum DDR3L interface performance	1066	1066	1066	1066	Mb/s
$F_{DDR2\_MAX}$	Maximum DDR2 interface performance	800	800	800	800	Mb/s
$F_{LPDDR2\_MAX}$	Maximum LPDDR2 interface performance	800	800	800	800	Mb/s
$F_{DDRCLK\_2XMAX}$	Maximum DDR_2X clock frequency	444	408	355	355	MHz

**Notes:**

1. All performance numbers apply to both internal and external  $V_{REF}$  configurations.

**Table 19: PS-PL Interface Performance**

Symbol	Description	Min	Max	Units
$F_{EMIOGEMCLK}$	EMIO gigabit Ethernet controller maximum frequency	–	125	MHz
$F_{EMIOSDCLK}$	EMIO SD controller maximum frequency	–	25	MHz
$F_{EMIOSPICLK}$	EMIO SPI controller maximum frequency	–	25	MHz
$F_{EMIOJTAGCLK}$	EMIO JTAG controller maximum frequency	–	20	MHz
$F_{EMIOTRACECLK}$	EMIO trace controller maximum frequency	–	125	MHz
$F_{FTMCLK}$	Fabric trace monitor maximum frequency	–	125	MHz
$F_{EMIODMACLK}$	DMA maximum frequency	–	100	MHz
$F_{AXI\_MAX}$	Maximum AXI interface performance	–	250	MHz

## PS Switching Characteristics

### Clocks

Table 20: System Reference Clock Input Requirements

Symbol	Description	Min	Typ	Max	Units
T <sub>JTPSCLK</sub>	PS_CLK RMS clock jitter tolerance	–	–	±0.5	%
T <sub>DCPSCLK</sub>	PS_CLK duty cycle	40	–	60	%
T <sub>RFPSCLK</sub>	PS_CLK rise and fall time	–	–	6	ns
F <sub>PSCLK</sub>	PS_CLK frequency	30	–	60	MHz

Table 21: PS PLL Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
T <sub>LOCK_PSPLL</sub>	PLL maximum lock time	60	60	60	60	μs
F <sub>PSPLL_MAX</sub>	PLL maximum output frequency	2000	1800	1600	1600	MHz
F <sub>PSPLL_MIN</sub>	PLL minimum output frequency	780	780	780	780	MHz

### Resets

Table 22: PS Reset Assertion Timing Requirements

Symbol	Description	Min	Typ	Max	Units
T <sub>PSPOR</sub>	Required PS_POR_B assertion time <sup>(1)</sup>	100	–	–	μs
T <sub>PSRST</sub>	Required PS_SRST_B assertion time	3	–	–	PS_CLK Clock Cycles

#### Notes:

1. PS\_POR\_B needs to be asserted Low until T<sub>PSPOR</sub> after PS supply voltages reach minimum levels.

The PS\_POR\_B deassertion must meet the following requirements to avoid coinciding with the secure lockdown window. Figure 1 shows the timing relationship between PS\_POR\_B and the last power supply ramp (V<sub>CCINT</sub>, V<sub>CCBRAM</sub>, V<sub>CCAUX</sub>, or V<sub>CC0</sub> in bank 0). T<sub>SLW</sub> minimum and maximum parameters define the beginning and end, respectively, of the secure lockdown window relative to the last PL power supply reaching 250 mV. The PS\_POR\_B must not be deasserted within the secure lockdown window.




Figure 1: PS\_POR\_B and Power Supply Ramp Timing Requirements

DS187\_22\_022015

Table 52: IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	-3	-2	-1C/-1I/ -1LI	-1Q	-3	-2	-1C/-1I/ -1LI	-1Q	-3	-2	-1C/-1I/ -1LI	-1Q		
HSTL_I_18_S	0.67	0.75	0.82	0.88	1.29	1.41	1.67	1.67	1.31	1.44	1.68	1.68	ns	
HSTL_II_18_S	0.66	0.75	0.81	0.88	1.41	1.54	1.79	1.79	1.43	1.57	1.80	1.80	ns	
DIFF_HSTL_I_S	0.68	0.76	0.83	0.86	1.59	1.71	1.96	1.96	1.60	1.74	1.98	1.98	ns	
DIFF_HSTL_II_S	0.68	0.76	0.83	0.86	1.51	1.63	1.88	1.88	1.52	1.66	1.90	1.90	ns	
DIFF_HSTL_I_18_S	0.71	0.79	0.86	0.86	1.38	1.51	1.76	1.76	1.40	1.54	1.77	1.77	ns	
DIFF_HSTL_II_18_S	0.70	0.78	0.85	0.88	1.46	1.58	1.84	1.84	1.48	1.61	1.85	1.85	ns	
HSTL_I_F	0.67	0.75	0.82	0.86	1.10	1.22	1.48	1.49	1.12	1.25	1.49	1.51	ns	
HSTL_II_F	0.65	0.73	0.80	0.86	1.12	1.24	1.49	1.49	1.13	1.27	1.51	1.51	ns	
HSTL_I_18_F	0.67	0.75	0.82	0.88	1.13	1.26	1.51	1.54	1.15	1.29	1.52	1.56	ns	
HSTL_II_18_F	0.66	0.75	0.81	0.88	1.12	1.24	1.49	1.51	1.13	1.27	1.51	1.52	ns	
DIFF_HSTL_I_F	0.68	0.76	0.83	0.86	1.18	1.30	1.56	1.56	1.20	1.33	1.57	1.57	ns	
DIFF_HSTL_II_F	0.68	0.76	0.83	0.86	1.21	1.33	1.59	1.59	1.23	1.36	1.60	1.60	ns	
DIFF_HSTL_I_18_F	0.71	0.79	0.86	0.86	1.21	1.33	1.59	1.59	1.23	1.36	1.60	1.60	ns	
DIFF_HSTL_II_18_F	0.70	0.78	0.85	0.88	1.21	1.33	1.59	1.59	1.23	1.36	1.60	1.60	ns	
LVCMOS33_S4	1.26	1.34	1.41	1.52	3.80	3.93	4.18	4.18	3.82	3.96	4.20	4.20	ns	
LVCMOS33_S8	1.26	1.34	1.41	1.52	3.52	3.65	3.90	3.90	3.54	3.68	3.91	3.91	ns	
LVCMOS33_S12	1.26	1.34	1.41	1.52	3.09	3.21	3.46	3.46	3.10	3.24	3.48	3.48	ns	
LVCMOS33_S16	1.26	1.34	1.41	1.52	3.40	3.52	3.77	3.78	3.42	3.55	3.79	3.79	ns	
LVCMOS33_F4	1.26	1.34	1.41	1.52	3.26	3.38	3.64	3.64	3.28	3.41	3.65	3.65	ns	
LVCMOS33_F8	1.26	1.34	1.41	1.52	2.74	2.87	3.12	3.12	2.76	2.90	3.13	3.13	ns	
LVCMOS33_F12	1.26	1.34	1.41	1.52	2.56	2.68	2.93	2.93	2.57	2.71	2.95	2.95	ns	
LVCMOS33_F16	1.26	1.34	1.41	1.52	2.56	2.68	2.93	3.06	2.57	2.71	2.95	3.07	ns	
LVCMOS25_S4	1.12	1.20	1.27	1.38	3.13	3.26	3.51	3.51	3.15	3.29	3.52	3.52	ns	
LVCMOS25_S8	1.12	1.20	1.27	1.38	2.88	3.01	3.26	3.26	2.90	3.04	3.27	3.27	ns	
LVCMOS25_S12	1.12	1.20	1.27	1.38	2.48	2.60	2.85	2.85	2.49	2.63	2.87	2.87	ns	
LVCMOS25_S16	1.12	1.20	1.27	1.38	2.82	2.94	3.20	3.20	2.84	2.97	3.21	3.21	ns	
LVCMOS25_F4	1.12	1.20	1.27	1.38	2.74	2.87	3.12	3.12	2.76	2.90	3.13	3.13	ns	
LVCMOS25_F8	1.12	1.20	1.27	1.38	2.18	2.30	2.56	2.56	2.20	2.33	2.57	2.57	ns	
LVCMOS25_F12	1.12	1.20	1.27	1.38	2.16	2.29	2.54	2.54	2.18	2.32	2.55	2.56	ns	
LVCMOS25_F16	1.12	1.20	1.27	1.38	2.01	2.13	2.39	2.63	2.03	2.16	2.40	2.65	ns	
LVCMOS18_S4	0.74	0.83	0.89	0.97	1.62	1.74	1.99	1.99	1.63	1.77	2.01	2.01	ns	
LVCMOS18_S8	0.74	0.83	0.89	0.97	2.18	2.30	2.56	2.56	2.20	2.33	2.57	2.57	ns	
LVCMOS18_S12	0.74	0.83	0.89	0.97	2.18	2.30	2.56	2.56	2.20	2.33	2.57	2.57	ns	
LVCMOS18_S16	0.74	0.83	0.89	0.97	1.52	1.65	1.90	1.90	1.54	1.68	1.91	1.91	ns	
LVCMOS18_S24	0.74	0.83	0.89	0.97	1.60	1.72	1.98	2.40	1.62	1.75	1.99	2.41	ns	
LVCMOS18_F4	0.74	0.83	0.89	0.97	1.45	1.57	1.82	1.82	1.46	1.60	1.84	1.84	ns	
LVCMOS18_F8	0.74	0.83	0.89	0.97	1.68	1.80	2.06	2.06	1.70	1.83	2.07	2.07	ns	
LVCMOS18_F12	0.74	0.83	0.89	0.97	1.68	1.80	2.06	2.06	1.70	1.83	2.07	2.07	ns	
LVCMOS18_F16	0.74	0.83	0.89	0.97	1.40	1.52	1.77	1.78	1.42	1.55	1.79	1.79	ns	

Table 54: Input Delay Measurement Methodology (Cont'd)

Description	I/O Standard Attribute	$V_L^{(1)(2)}$	$V_H^{(1)(2)}$	$V_{MEAS}^{(1)(4)(6)}$	$V_{REF}^{(1)(3)(5)}$
LVDS_25, 2.5V	LVDS_25	1.2 – 0.125	1.2 + 0.125	0 <sup>(6)</sup>	–
BLVDS_25, 2.5V	BLVDS_25	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
MINI_LVDS_25, 2.5V	MINI_LVDS_25	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
PPDS_25	PPDS_25	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
RSDS_25	RSDS_25	1.25 – 0.125	1.25 + 0.125	0 <sup>(6)</sup>	–
TMDS_33	TMDS_33	3 – 0.125	3 + 0.125	0 <sup>(6)</sup>	–

**Notes:**

1. The input delay measurement methodology parameters for LVDCI are the same for LVCMS standards of the same voltage. Input delay measurement methodology parameters for HSLVDCI are the same as for HSTL\_II standards of the same voltage. Parameters for all other DCI standards are the same for the corresponding non-DCI standards.
2. Input waveform switches between  $V_L$  and  $V_H$ .
3. Measurements are made at typical, minimum, and maximum  $V_{REF}$  values. Reported delays reflect worst case of these measurements.  $V_{REF}$  values listed are typical.
4. Input voltage level from which measurement starts.
5. This is an input voltage reference that bears no relation to the  $V_{REF}$  /  $V_{MEAS}$  parameters found in IBIS models and/or noted in Figure 18.
6. The value given is the differential input voltage.

**Output Delay Measurements**

Output delays are measured with short output traces. Standard termination was used for all testing. The propagation delay of the trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in Figure 18 and Figure 19.




Figure 18: Single-Ended Test Setup




Figure 19: Differential Test Setup

## Output Serializer/Deserializer Switching Characteristics

Table 59: OSERDES Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
<b>Setup/Hold</b>						
T <sub>OSDCK_D</sub> / T <sub>OSCKD_D</sub>	D input setup/hold with respect to CLKDIV	0.42/0.03	0.45/0.03	0.63/0.03	0.63/0.08	ns
T <sub>OSDCK_T</sub> / T <sub>OSCKD_T</sub> <sup>(1)</sup>	T input setup/hold with respect to CLK	0.69/-0.13	0.73/-0.13	0.88/-0.13	0.88/-0.13	ns
T <sub>OSDCK_T2</sub> / T <sub>OSCKD_T2</sub> <sup>(1)</sup>	T input setup/hold with respect to CLKDIV	0.31/-0.13	0.34/-0.13	0.39/-0.13	0.39/-0.13	ns
T <sub>OSCCK_OCE</sub> / T <sub>OSCKC_OCE</sub>	OCE input setup/hold with respect to CLK	0.32/0.58	0.34/0.58	0.51/0.58	0.51/0.58	ns
T <sub>OSCCK_S</sub>	SR (reset) input setup with respect to CLKDIV	0.47	0.52	0.85	0.85	ns
T <sub>OSCCK_TCE</sub> / T <sub>OSCKC_TCE</sub>	TCE input setup/hold with respect to CLK	0.32/0.01	0.34/0.01	0.51/0.01	0.51/0.10	ns
<b>Sequential Delays</b>						
T <sub>OSCKO_OQ</sub>	Clock to out from CLK to OQ	0.40	0.42	0.48	0.48	ns
T <sub>OSCKO_TQ</sub>	Clock to out from CLK to TQ	0.47	0.49	0.56	0.56	ns
<b>Combinatorial</b>						
T <sub>OSDO_TTQ</sub>	T input to TQ out	0.83	0.92	1.11	1.11	ns

**Notes:**

- T<sub>OSDCK\_T2</sub> and T<sub>OSCKD\_T2</sub> are reported as T<sub>OSDCK\_T</sub>/T<sub>OSCKD\_T</sub> in the timing report.

## Input/Output Delay Switching Characteristics

Table 60: Input Delay Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
<b>IDELAYCTRL</b>						
T <sub>DLYCCO_RDY</sub>	Reset to ready for IDELAYCTRL	3.67	3.67	3.67	3.67	μs
F <sub>IDELAYCTRL_REF</sub>	Attribute REFCLK frequency = 200.0 <sup>(1)</sup>	200	200	200	200	MHz
	Attribute REFCLK frequency = 300.0 <sup>(1)</sup>	300	300	N/A	N/A	MHz
	Attribute REFCLK frequency = 400.0 <sup>(1)</sup>	400	400	N/A	N/A	MHz
	IDEDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	MHz
T <sub>IDELAYCTRL_RPW</sub>	Minimum reset pulse width	59.28	59.28	59.28	59.28	ns
<b>IDELAY</b>						
T <sub>IDELAYRESOLUTION</sub>	IDELAY chain delay resolution	1/(32 x 2 x F <sub>REF</sub> )				ps

Table 63: CLB Distributed RAM Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>DS_LRAM</sub> / T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.54/0.28	0.60/0.30	0.72/0.35	0.72/0.37	ns, Min
T <sub>AS_LRAM</sub> / T <sub>AH_LRAM</sub>	Address An inputs to clock	0.27/0.55	0.30/0.60	0.37/0.70	0.37/0.71	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.69/0.18	0.77/0.21	0.94/0.26	0.94/0.35	ns, Min
T <sub>WS_LRAM</sub> / T <sub>WH_LRAM</sub>	WE input to clock	0.38/0.10	0.43/0.12	0.53/0.17	0.53/0.17	ns, Min
T <sub>CECK_LRAM</sub> / T <sub>CKCE_LRAM</sub>	CE input to CLK	0.39/0.10	0.44/0.11	0.53/0.17	0.53/0.17	ns, Min
<b>Clock CLK</b>						
T <sub>MPW_LRAM</sub>	Minimum pulse width	1.05	1.13	1.25	1.25	ns, Min
T <sub>MCP</sub>	Minimum clock period	2.10	2.26	2.50	2.50	ns, Min

**Notes:**

1. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

**CLB Shift Register Switching Characteristics (SLICEM Only)**

Table 64: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
<b>Sequential Delays</b>						
T <sub>REG</sub>	Clock to A – D outputs	1.19	1.33	1.61	1.61	ns, Max
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.58	1.77	2.15	2.15	ns, Max
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	1.12	1.23	1.46	1.46	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>WS_SHFREG</sub> / T <sub>WH_SHFREG</sub>	WE input	0.37/0.10	0.41/0.12	0.51/0.17	0.51/0.17	ns, Min
T <sub>CECK_SHFREG</sub> / T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.37/0.10	0.42/0.11	0.52/0.17	0.52/0.17	ns, Min
T <sub>DS_SHFREG</sub> / T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.33/0.34	0.37/0.37	0.44/0.43	0.44/0.44	ns, Min
<b>Clock CLK</b>						
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.77	0.86	0.98	0.98	ns, Min

## Block RAM and FIFO Switching Characteristics

Table 65: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
<b>Block RAM and FIFO Clock to Out Delays</b>						
T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>	Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>	1.85	2.13	2.46	2.46	ns, Max
	Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>	0.64	0.74	0.89	0.89	ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.77	3.04	3.84	3.84	ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.73	0.81	0.94	0.94	ns, Max
T <sub>RCKO_DO_CASCOUP</sub> and T <sub>RCKO_DO_CASCOUP_REG</sub>	Clock CLK to DOUT output with cascade (without output register) <sup>(2)</sup>	2.61	2.88	3.30	3.30	ns, Max
	Clock CLK to DOUT output with cascade (with output register) <sup>(4)</sup>	1.16	1.28	1.46	1.46	ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.76	0.87	1.05	1.05	ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.94	1.02	1.15	1.15	ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.78	0.85	0.94	0.94	ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (without output register)	2.56	2.81	3.55	3.55	ns, Max
	Clock CLK to BITERR (with output register)	0.68	0.76	0.89	0.89	ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub>	Clock CLK to RDADDR output with ECC (without output register)	0.75	0.88	1.07	1.07	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.84	0.93	1.08	1.08	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>RCKC_ADDRA</sub> / T <sub>RCKD_ADDRA</sub>	ADDR inputs <sup>(8)</sup>	0.45/0.31	0.49/0.33	0.57/0.36	0.57/0.52	ns, Min
T <sub>RDCK_DI_WF_NC</sub> / T <sub>RCKD_DI_WF_NC</sub>	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup>	0.58/0.60	0.65/0.63	0.74/0.67	0.74/0.67	ns, Min
T <sub>RDCK_DI_RF</sub> / T <sub>RCKD_DI_RF</sub>	Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>	0.20/0.29	0.22/0.34	0.25/0.41	0.25/0.50	ns, Min
T <sub>RDCK_DI_ECC</sub> / T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.50/0.43	0.55/0.46	0.63/0.50	0.63/0.50	ns, Min
	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.93/0.43	1.02/0.46	1.17/0.50	1.17/0.50	ns, Min
	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	1.04/0.56	1.15/0.59	1.32/0.64	1.32/0.64	ns, Min
T <sub>RDCK_DI_ECCW</sub> / T <sub>RCKD_DI_ECCW</sub>	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.93/0.43	1.02/0.46	1.17/0.50	1.17/0.50	ns, Min
T <sub>RDCK_DI_ECC_FIFO</sub> / T <sub>RCKD_DI_ECC_FIFO</sub>	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	1.04/0.56	1.15/0.59	1.32/0.64	1.32/0.64	ns, Min
T <sub>RCKC_INJECTBITERR</sub> / T <sub>RCKD_INJECTBITERR</sub>	Inject single/double bit error in ECC mode	0.58/0.35	0.64/0.37	0.74/0.40	0.74/0.52	ns, Min

Table 65: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
T <sub>RCKC_EN</sub> /T <sub>RCKC_REGCE</sub>	Block RAM enable (EN) input	0.35/0.20	0.39/0.21	0.45/0.23	0.45/0.41	ns, Min
T <sub>RCKC_REGCE</sub> /T <sub>RCKC_RSTREG</sub>	CE input of output register	0.24/0.15	0.29/0.15	0.36/0.16	0.36/0.39	ns, Min
T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTRAM</sub>	Synchronous RSTREG input	0.29/0.07	0.32/0.07	0.35/0.07	0.35/0.17	ns, Min
T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>	Synchronous RSTRAM input	0.32/0.42	0.34/0.43	0.36/0.46	0.36/0.57	ns, Min
T <sub>RCKC_WEA</sub> /T <sub>RCKC_WEA</sub>	Write enable (WE) input (block RAM only)	0.44/0.18	0.48/0.19	0.54/0.20	0.54/0.42	ns, Min
T <sub>RCKC_WREN</sub> /T <sub>RCKC_WREN</sub>	WREN FIFO inputs	0.46/0.30	0.46/0.35	0.47/0.43	0.47/0.43	ns, Min
T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>	RDEN FIFO inputs	0.42/0.30	0.43/0.35	0.43/0.43	0.43/0.62	ns, Min
<b>Reset Delays</b>						
T <sub>RCO_FLAGS</sub>	Reset RST to FIFO flags/pointers <sup>(10)</sup>	0.90	0.98	1.10	1.10	ns, Max
T <sub>RRREC_RST</sub> /T <sub>RRREM_RST</sub>	FIFO reset recovery and removal timing <sup>(11)</sup>	1.87/-0.81	2.07/-0.81	2.37/-0.81	2.37/-0.58	ns, Max
<b>Maximum Frequency</b>						
F <sub>MAX_BRAM_WF_NC</sub>	Block RAM (write first and no change modes) When not in SDP RF mode.	509.68	460.83	388.20	388.20	MHz
F <sub>MAX_BRAM_RF_PERFORMA_NCE</sub>	Block RAM (read first, performance mode) When in SDP RF mode but no address overlap between port A and port B.	509.68	460.83	388.20	388.20	MHz
F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>	Block RAM (read first, delayed write mode) When in SDP RF mode and there is possibility of overlap between port A and port B addresses.	447.63	404.53	339.67	339.67	MHz
F <sub>MAX_CAS_WF_NC</sub>	Block RAM cascade (write first, no change mode) When cascade but not in RF mode.	467.07	418.59	345.78	345.78	MHz
F <sub>MAX_CAS_RF_PERFORMAN_CE</sub>	Block RAM cascade (read first, performance mode) When in cascade with RF mode and no possibility of address overlap/one port is disabled.	467.07	418.59	345.78	345.78	MHz
F <sub>MAX_CAS_RF_DELAYED_W_RITE</sub>	When in cascade RF mode and there is a possibility of address overlap between port A and port B.	405.35	362.19	297.35	297.35	MHz

## Clock Buffers and Networks

Table 67: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
T <sub>BCCCK_CE</sub> /T <sub>BCCKC_CE</sub> <sup>(1)</sup>	CE pins setup/hold	0.13/0.39	0.14/0.41	0.18/0.42	0.18/0.84	ns
T <sub>BCCCK_S</sub> /T <sub>BCCKC_S</sub> <sup>(1)</sup>	S pins setup/hold	0.13/0.39	0.14/0.41	0.18/0.42	0.18/0.84	ns
T <sub>BCCKO_O</sub> <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O	0.08	0.09	0.11	0.11	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFG</sub>	Global clock tree (BUFG)	628.00	628.00	464.00	464.00	MHz

**Notes:**

1. T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T<sub>BGCKO\_O</sub> (BUFG delay from I0 to O) values are the same as T<sub>BCCKO\_O</sub> values.

Table 68: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
T <sub>BLOCKO_O</sub>	Clock to out delay from I to O	1.16	1.32	1.61	1.61	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFIO</sub>	I/O clock tree (BUFIO)	680.00	680.00	600.00	600.00	MHz

Table 69: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
T <sub>BRCKO_O</sub>	Clock to out delay from I to O	0.64	0.80	1.04	1.04	ns
T <sub>BRCKO_O_BYP</sub>	Clock to out delay from I to O with Divide Bypass attribute set	0.35	0.41	0.54	0.54	ns
T <sub>BRDO_O</sub>	Propagation delay from CLR to O	0.85	0.89	1.14	1.14	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFR</sub> <sup>(1)</sup>	Regional clock tree (BUFR)	420.00	375.00	315.00	315.00	MHz

**Notes:**

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO F<sub>MAX</sub> frequency.

Table 70: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
T <sub>BHCKO_O</sub>	BUFH delay from I to O	0.11	0.11	0.14	0.14	ns
T <sub>BHCKC_CE</sub> /T <sub>BHCKC_CE</sub>	CE pin setup and hold	0.20/0.13	0.23/0.16	0.29/0.21	0.29/0.43	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFH</sub>	Horizontal clock buffer (BUFH)	628.00	628.00	464.00	464.00	MHz

## PLL Switching Characteristics

Table 73: PLL Specification

Symbol	Description	Speed Grade				Units
		-3	-2	-1C/-1I/-1LI	-1Q	
PLL_F <sub>INMAX</sub>	Maximum input clock frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>INMIN</sub>	Minimum input clock frequency	19.00	19.00	19.00	19.00	MHz
PLL_F <sub>INJITTER</sub>	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max				
PLL_F <sub>INDUTY</sub>	Allowable input duty cycle: 19—49 MHz	25	25	25	25	%
	Allowable input duty cycle: 50—199 MHz	30	30	30	30	%
	Allowable input duty cycle: 200—399 MHz	35	35	35	35	%
	Allowable input duty cycle: 400—499 MHz	40	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	45	%
PLL_F <sub>VCOMIN</sub>	Minimum PLL VCO frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>VCOMAX</sub>	Maximum PLL VCO frequency	2133.00	1866.00	1600.00	1600.00	MHz
PLL_F <sub>BANDWIDTH</sub>	Low PLL bandwidth at typical <sup>(1)</sup>	1.00	1.00	1.00	1.00	MHz
	High PLL bandwidth at typical <sup>(1)</sup>	4.00	4.00	4.00	4.00	MHz
PLL_T <sub>STATPHAOFFSET</sub>	Static phase offset of the PLL outputs <sup>(2)</sup>	0.12	0.12	0.12	0.12	ns
PLL_T <sub>OUTJITTER</sub>	PLL output jitter	Note 3				
PLL_T <sub>OUTDUTY</sub>	PLL output clock duty-cycle precision <sup>(4)</sup>	0.20	0.20	0.20	0.20	ns
PLL_T <sub>LOCKMAX</sub>	PLL maximum lock time	100.00	100.00	100.00	100.00	μs
PLL_F <sub>OUTMAX</sub>	PLL maximum output frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>OUTMIN</sub>	PLL minimum output frequency <sup>(5)</sup>	6.25	6.25	6.25	6.25	MHz
PLL_T <sub>EXTFDVAR</sub>	External clock feedback variation	< 20% of clock input period or 1 ns Max				
PLL_RST <sub>MINPULSE</sub>	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns
PLL_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	450.00	MHz
PLL_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector	19.00	19.00	19.00	19.00	MHz
PLL_T <sub>FBDELAY</sub>	Maximum delay in the feedback path	3 ns Max or one CLKIN cycle				
<b>Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK</b>						
T <sub>PLLCKC_DADDR/T<sub>PLLCKC_DADDR</sub></sub>	Setup and hold of D address	1.25/0.15	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
T <sub>PLLCKC_DI/T<sub>PLLCKC_DI</sub></sub>	Setup and hold of D input	1.25/0.15	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
T <sub>PLLCKC_DEN/T<sub>PLLCKC_DEN</sub></sub>	Setup and hold of D enable	1.76/0.00	1.97/0.00	2.29/0.00	2.29/0.00	ns, Min
T <sub>PLLCKC_DWE/T<sub>PLLCKC_DWE</sub></sub>	Setup and hold of D write enable	1.25/0.15	1.40/0.15	1.63/0.15	1.63/0.15	ns, Min
T <sub>PLLCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	0.99	ns, Max
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	200.00	MHz, Max

### Notes:

- The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any PLL outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
- Includes global clock buffer.
- Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

## Device Pin-to-Pin Output Parameter Guidelines

Table 74: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)<sup>(1)</sup>

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1C/-1I/-1LI	-1Q	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>without</i> MMCM/PLL.							
TICKOF	Clock-capable clock input and OUTFF at pins/banks closest to the BUFGs <i>without</i> MMCM/PLL (near clock region) <sup>(2)</sup>	XC7Z007S	N/A	5.68	6.65	N/A	ns
		XC7Z012S	N/A	5.96	6.90	N/A	ns
		XC7Z014S	N/A	6.05	7.08	N/A	ns
		XC7Z010	5.08	5.68	6.65	N/A	ns
		XC7Z015	5.34	5.96	6.90	N/A	ns
		XC7Z020	5.42	6.05	7.08	N/A	ns
		XA7Z010	N/A	N/A	6.65	6.65	ns
		XA7Z020	N/A	N/A	7.08	7.08	ns
		XQ7Z020	N/A	6.05	7.08	7.08	ns

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Refer to the *Die Level Bank Numbering Overview* section of *Zynq-7000 All Programmable SoC Packaging and Pinout Specification* ([UG865](#)).

Table 75: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)<sup>(1)</sup>

Symbol	Description	Device	Speed Grade				Units
			-3	-2	-1C/-1I/-1LI	-1Q	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flops, Fast Slew Rate, <i>without</i> MMCM/PLL.							
TICKOFFAR	Clock-capable clock input and OUTFF at pins/banks farthest from the BUFGs <i>without</i> MMCM/PLL (far clock region) <sup>(2)</sup>	XC7Z007S	N/A	5.68	6.65	N/A	ns
		XC7Z012S	N/A	6.25	7.21	N/A	ns
		XC7Z014S	N/A	6.34	7.40	N/A	ns
		XC7Z010	5.08	5.68	6.65	N/A	ns
		XC7Z015	5.60	6.25	7.21	N/A	ns
		XC7Z020	5.69	6.34	7.40	N/A	ns
		XA7Z010	N/A	N/A	6.65	6.65	ns
		XA7Z020	N/A	N/A	7.40	7.40	ns
		XQ7Z020	N/A	6.34	7.40	7.40	ns

**Notes:**

1. This table lists representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Refer to the *Die Level Bank Numbering Overview* section of *Zynq-7000 All Programmable SoC Packaging and Pinout Specification* ([UG865](#)).

## GTP Transceiver Specifications (Only available in the XC7Z012S and XC7Z015)

### GTP Transceiver DC Input and Output Levels

Table 85 summarizes the DC output specifications of the GTP transceivers in the XC7Z012S and XC7Z015. Consult the 7 Series FPGAs GTP Transceiver User Guide ([UG482](#)) for further details.

Table 85: GTP Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV <sub>PPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup>	Transmitter output swing is set to maximum setting	1000	—	—	mV
V <sub>CMOUTDC</sub>	DC common mode output voltage	Equation based		V <sub>MGTAVTT</sub> – DV <sub>PPOUT</sub> /4		mV
R <sub>OUT</sub>	Differential output resistance		—	100	—	Ω
V <sub>CMOUTAC</sub>	Common mode output voltage: AC coupled			1/2 V <sub>MGTAVTT</sub>		mV
T <sub>OSKEW</sub>	Transmitter output pair (TXP and TXN) intra-pair skew		—	—	12	ps
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage	External AC coupled	150	—	2000	mV
V <sub>IN</sub>	Single-ended input voltage <sup>(2)</sup>	DC coupled V <sub>MGTAVTT</sub> = 1.2V	-200	—	V <sub>MGTAVTT</sub>	mV
V <sub>CMIN</sub>	Common mode input voltage	DC coupled V <sub>MGTAVTT</sub> = 1.2V	—	2/3 V <sub>MGTAVTT</sub>	—	mV
R <sub>IN</sub>	Differential input resistance		—	100	—	Ω
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(3)</sup>		—	100	—	nF

#### Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in the 7 Series FPGAs GTP Transceiver User Guide ([UG482](#)) and can result in values lower than reported in this table.
2. Voltage measured at the pin referenced to GND.
3. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 20: Single-Ended Peak-to-Peak Voltage




Figure 21: Differential Peak-to-Peak Voltage

**Note:** In Figure 21, differential peak-to-peak voltage = single-ended peak-to-peak voltage x 2.

## GTP Transceiver Protocol Jitter Characteristics

For Table 94 through Table 98, the 7 Series FPGAs *GTP Transceiver User Guide* ([UG482](#)) contains recommended settings for optimal usage of protocol specific characteristics.

**Table 94: Gigabit Ethernet Protocol Characteristics**

Description	Line Rate (Mb/s)	Min	Max	Units
<b>Gigabit Ethernet Transmitter Jitter Generation</b>				
Total transmitter jitter (T_TJ)	1250	–	0.24	UI
<b>Gigabit Ethernet Receiver High Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	1250	0.749	–	UI

**Table 95: XAUI Protocol Characteristics**

Description	Line Rate (Mb/s)	Min	Max	Units
<b>XAUI Transmitter Jitter Generation</b>				
Total transmitter jitter (T_TJ)	3125	–	0.35	UI
<b>XAUI Receiver High Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	3125	0.65	–	UI

**Table 96: PCI Express Protocol Characteristics<sup>(1)</sup>**

Standard	Description	Line Rate (Mb/s)	Min	Max	Units
<b>PCI Express Transmitter Jitter Generation</b>					
PCI Express Gen 1	Total transmitter jitter	2500	–	0.25	UI
PCI Express Gen 2	Total transmitter jitter	5000	–	0.25	UI
<b>PCI Express Receiver High Frequency Jitter Tolerance</b>					
PCI Express Gen 1	Total receiver jitter tolerance	2500	0.65	–	UI
PCI Express Gen 2 <sup>(2)</sup>	Receiver inherent timing error	5000	0.40	–	UI
	Receiver inherent deterministic timing error		0.30	–	UI

**Notes:**

1. Tested per card electromechanical (CEM) methodology.
2. Using common REFCLK.

**Table 97: CEI-6G Protocol Characteristics**

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
<b>CEI-6G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(1)</sup>	4976–6375	CEI-6G-SR	–	0.3	UI
<b>CEI-6G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(1)</sup>	4976–6375	CEI-6G-SR	0.6	–	UI

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.

## XADC Specifications

Table 100: XADC Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$V_{CCADC} = 1.8V \pm 5\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , $ADCCLK = 26\text{ MHz}$ , $-55^\circ C \leq T_j \leq 125^\circ C$ , Typical values at $T_j=+40^\circ C$						
<b>ADC Accuracy<sup>(1)</sup></b>						
Resolution			12	–	–	Bits
Integral Nonlinearity <sup>(2)</sup>	INL	$-40^\circ C \leq T_j \leq 100^\circ C$	–	–	$\pm 2$	LSBs
		$-55^\circ C \leq T_j < -40^\circ C$ ; $100^\circ C < T_j \leq 125^\circ C$	–	–	$\pm 3$	LSBs
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	LSBs
Offset Error	Unipolar	$-40^\circ C \leq T_j \leq 100^\circ C$	–	–	$\pm 8$	LSBs
		$-55^\circ C \leq T_j < -40^\circ C$ ; $100^\circ C < T_j \leq 125^\circ C$	–	–	$\pm 12$	LSBs
	Bipolar	$-55^\circ C \leq T_j \leq 125^\circ C$	–	–	$\pm 4$	LSBs
Gain Error			–	–	$\pm 0.5$	%
Offset Matching			–	–	4	LSBs
Gain Matching			–	–	0.3	%
Sample Rate			–	–	1	MS/s
Signal to Noise Ratio <sup>(2)</sup>	SNR	$F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$	60	–	–	dB
RMS Code Noise	External 1.25V reference		–	–	2	LSBs
	On-chip reference		–	3	–	LSBs
Total Harmonic Distortion <sup>(2)</sup>	THD	$F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$	70	–	–	dB
<b>Analog Inputs<sup>(3)</sup></b>						
ADC Input Ranges	Unipolar operation		0	–	1	V
	Bipolar operation		-0.5	–	$+0.5$	V
	Unipolar common mode range (FS input)		0	–	$+0.5$	V
	Bipolar common mode range (FS input)		$+0.5$	–	$+0.6$	V
Maximum External Channel Input Ranges	Adjacent analog channels set within these ranges should not corrupt measurements on adjacent channels		-0.1	–	$V_{CCADC}$	V
Auxiliary Channel Full Resolution Bandwidth	FRBW		250	–	–	KHz
<b>On-Chip Sensors</b>						
Temperature Sensor Error	$-40^\circ C \leq T_j \leq 100^\circ C$		–	–	$\pm 4$	°C
	$-55^\circ C \leq T_j < -40^\circ C$ ; $100^\circ C < T_j \leq 125^\circ C$		–	–	$\pm 6$	°C
Supply Sensor Error	$-40^\circ C \leq T_j \leq 100^\circ C$		–	–	$\pm 1$	%
	$-55^\circ C \leq T_j < -40^\circ C$ ; $100^\circ C < T_j \leq 125^\circ C$		–	–	$\pm 2$	%
<b>Conversion Rate<sup>(4)</sup></b>						
Conversion Time - Continuous	t <sub>CONV</sub>	Number of ADCCLK cycles	26	–	32	Cycles
Conversion Time - Event	t <sub>CONV</sub>	Number of CLK cycles	–	–	21	Cycles
DRP Clock Frequency	DCLK	DRP clock frequency	8	–	250	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1	–	26	MHz
DCLK Duty Cycle			40	–	60	%

Date	Version	Description of Revisions
02/14/2013	1.4	Corrected $T_{QSPICKD_2}$ minimum equation in <a href="#">Table 34</a> . Updated timing parameter names in <a href="#">Figure 4</a> and <a href="#">Figure 5</a> to match those in the accompanying table.
02/19/2013	1.4.1	Corrected version history.
03/19/2013	1.5	Updated <a href="#">Table 15</a> and <a href="#">Table 16</a> to the product status of production for the XC7Z010 devices with -2 and -1 speed specifications. Updated <a href="#">Figure 4</a> by adding OUT0. Added <a href="#">Note 2</a> to <a href="#">Table 33</a> . Added <a href="#">Table 38</a> and <a href="#">Figure 9</a> .
04/24/2013	1.6	All the devices listed in this data sheet are production released. Updated the <a href="#">AC Switching Characteristics</a> based upon ISE tools 14.5 and Vivado tools 2013.1, both at v1.06 for the -3, -2, and -1 speed specifications throughout the document. Updated <a href="#">Table 15</a> and <a href="#">Table 16</a> for production release of the XC7Z010 and XC7Z020 in the -3 speed designations. Removed the <a href="#">PS Power-on Reset</a> section. Updated the <a href="#">PS—PL Power Sequencing</a> section. In <a href="#">Table 1</a> , revised $V_{IN}$ (I/O input voltage) to match values in <a href="#">Table 4</a> , and combined <a href="#">Note 4</a> with old Note 5 and then added new <a href="#">Note 6</a> . Revised $V_{IN}$ description and added <a href="#">Note 8</a> in <a href="#">Table 2</a> . Updated first 3 rows in <a href="#">Table 4</a> . Revised PCI33_3 voltage minimum in <a href="#">Table 10</a> to match values in <a href="#">Table 1</a> and <a href="#">Table 4</a> . Added <a href="#">Note 1</a> to <a href="#">Table 13</a> . Clarified the load conditions in <a href="#">Table 34</a> by adding new data. Clarified title of <a href="#">Table 51</a> . Throughout the data sheet ( <a href="#">Table 62</a> , <a href="#">Table 63</a> , <a href="#">Table 64</a> , and <a href="#">Table 79</a> ) removed the obvious note “A Zero “0” Hold Time listing indicates no hold time or a negative hold time.”
07/08/2013	1.7	Added <a href="#">Note 5</a> to <a href="#">Table 2</a> . Revised the frequency of CPU clock performance (6:2:1) in <a href="#">Table 17</a> . Updated $F_{DDR3L\_MAX}$ values in <a href="#">Table 18</a> . Moved and added $F_{AXI\_MAX}$ to <a href="#">Table 19</a> . Updated the minimum $T_{DQVALID}$ values in <a href="#">Table 25</a> and <a href="#">Table 26</a> . In <a href="#">Table 37</a> , corrected the $F_{SDSCLK}$ maximum value. In <a href="#">Table 38</a> , corrected $F_{SDSCLK}$ and fixed the $F_{SDIDCLK}$ typographical unit error. Values in <a href="#">Table 78</a> and <a href="#">Table 82</a> were reported incorrectly and have been updated to match speed specifications.
09/12/2013	1.8	Added the XC7Z015 throughout the document. The XC7Z015 is the only device in this data sheet that includes GTP transceivers. Added the GTP transceivers specifications to <a href="#">Table 1</a> , <a href="#">Table 2</a> , and <a href="#">Table 7</a> , and the <a href="#">PL Power-On/Off Power Supply Sequencing</a> , <a href="#">PS—PL Power Sequencing</a> , <a href="#">GTP Transceiver Specifications (Only available in the XC7Z012S and XC7Z015)</a> , <a href="#">Integrated Interface Block for PCI Express Designs Switching Characteristics (XC7Z012S and XC7Z015 Only)</a> and sections. Added <a href="#">USRCCCLK Output</a> section and clarified values for $T_{POR}$ in <a href="#">Table 101</a> . Added $I_{PSFS}$ to <a href="#">Table 102</a> . Updated <a href="#">Notice of Disclaimer</a> .
11/26/2013	1.9	Added specifications for the XQ7Z020 with the -1Q speed specification/temperature range. Added specifications for the XA7Z010 and XA7Z020 with the -1Q speed specification/temperature range. Removed Note 1 and Note 2 from <a href="#">Table 6</a> . Added <a href="#">Table 14</a> . Updated <a href="#">Table 100</a> specifications. In <a href="#">Table 101</a> , removed the <a href="#">USRCCCLK Output</a> section, added $T_{PL}$ , $T_{PROGRAM}$ , <a href="#">Note 1</a> , and the <a href="#">Device DNA Access Port</a> section, and updated the $T_{POR}$ description.
01/20/2014	1.10	Update <a href="#">Note 7</a> in <a href="#">Table 2</a> . Added <a href="#">Note 2</a> to <a href="#">Table 4</a> . Updated speed files in data sheet and <a href="#">Table 14</a> . Updated <a href="#">Table 15</a> and <a href="#">Table 16</a> for production release of the XA7Z010 and XA7Z020 in the -1I and -1Q speed designations. Added I/O standards to <a href="#">Table 52</a> and improved all of the $T_{IOTP}$ speed specifications.
02/25/2014	1.11	Production release of the XC7Z015 for all speed specifications and temperature ranges, including finalizing information in <a href="#">Table 15</a> and <a href="#">Table 16</a> . Added XC7Z015 data to <a href="#">Table 5</a> , <a href="#">Table 6</a> , and <a href="#">Table 71</a> . Added <a href="#">Table 27</a> .
07/14/2014	1.12	In <a href="#">Table 4</a> , updated <a href="#">Note 2</a> per the customer notice <a href="#">7 Series FPGA and Zynq-7000 AP SoC I/O Undershoot Voltage Data Sheet Update (XCN14014)</a> . Added heading <a href="#">LVDS DC Specifications (LVDS_25)</a> . Fixed units for $T_{DQSS}$ in <a href="#">Table 27</a> . Updated heading <a href="#">Input/Output Delay Switching Characteristics</a> . Updated $F_{IDELAYCTRL\_REF}$ , $T_{IDELAYPAT\_JIT}$ and $T_{ODELAYPAT\_JIT}$ , and <a href="#">Note 1</a> in <a href="#">Table 60</a> . Removed note from <a href="#">Table 62</a> . Updated description of $T_{ICKOF}$ and added <a href="#">Note 2</a> to <a href="#">Table 74</a> . Updated description of $T_{ICKOFFAR}$ and added <a href="#">Note 2</a> to <a href="#">Table 75</a> . Revised $DV_{PPOUT}$ and $V_{IN}$ , and added <a href="#">Note 2</a> to <a href="#">Table 85</a> . Revised labels in <a href="#">Figure 20</a> and <a href="#">Figure 21</a> and added a note after <a href="#">Figure 21</a> . Added <a href="#">Note 1</a> to <a href="#">Table 99</a> .
10/09/2014	1.13	Added -1LI speed grade throughout. Updated <a href="#">Introduction</a> . Removed 3.3V as descriptor of HR I/O banks throughout. In <a href="#">PL Power-On/Off Power Supply Sequencing</a> , added sentence about there being no recommended sequence for supplies not shown. In <a href="#">PS—PL Power Sequencing</a> , removed list of PL power supplies. In <a href="#">Table 20</a> , removed typical value and added maximum value for $T_{RFPCLK}$ . Added note about measurement being taken from $V_{REF}$ to $V_{REF}$ in <a href="#">Table 25</a> to <a href="#">Table 32</a> . Added <a href="#">I/O Standard Adjustment Measurement Methodology</a> .

Date	Version	Description of Revisions
11/19/2014	1.14	Added $V_{CCBRAM}$ to <a href="#">Introduction</a> . Replaced -1L speed grade with -1LI and removed 1.0V row for $V_{CCINT}$ and $V_{CCBRAM}$ in <a href="#">Table 2</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon Vivado 2014.4. Updated Vivado software version in <a href="#">Table 14</a> . In <a href="#">Table 15</a> , moved -1LI speed grade for XC7Z010, XC7Z015, and XC7Z020 devices from Advance to Production. In <a href="#">Table 16</a> , added Vivado 2013.1 software version to -2E, -2I, -1C, and -1I speed grades of XC7Z010 and XC7Z020 devices, added Vivado 2014.4 software version to -1LI speed grade for all commercial devices, and removed table note. Added <a href="#">Selecting the Correct Speed Grade and Voltage in the Vivado Tools</a> . Added <a href="#">Note 1</a> to <a href="#">Table 49</a> . In <a href="#">Table 51</a> , moved LPDDR2 row to end of 2:1 Memory Controllers section.
02/23/2015	1.15	Updated descriptions of $V_{CCPINT}$ in <a href="#">Table 1</a> and <a href="#">Table 2</a> . Added <a href="#">Note 6</a> to <a href="#">Table 11</a> . In <a href="#">Table 13</a> , changed maximum $V_{ICM}$ value from 1.425V to 1.500V. Updated <a href="#">Table 22</a> title. Added <a href="#">Figure 1</a> and <a href="#">Table 23</a> . In <a href="#">Table 34</a> , updated minimum $T_{QSPIDCK2}$ and $T_{QSPICKD2}$ to 6 ns and 12.5 ns, respectively, and removed note 5. In <a href="#">Table 65</a> , added $T_{RDCK\_DI\_ECCW}/T_{RCKD\_DI\_ECCW}$ and $T_{RDCK\_DI\_ECC\_FIFO}/T_{RCKD\_DI\_ECC\_FIFO}$ , updated $T_{RCCK\_EN}/T_{RCKC\_EN}$ symbols, and updated <a href="#">Note 1</a> . In <a href="#">Table 66</a> , updated $T_{DSPDCK\_{A,B}\_MREG\_MULT}/T_{DSPCKD\_{A,B}\_MREG\_MULT}$ and $T_{DSPDCK\_{A,D}\_ADREG}/T_{DSPCKD\_{A,D}\_ADREG}$ symbols, and replaced B input with A input for $T_{DSPDO\_A\_P}$ . Removed minimum sample rate specification from <a href="#">Table 100</a> .
09/22/2015	1.16	Updated data sheet per the customer notice XCN15034: <i>Zynq-7000 AP SoC Requirement for the PS Power-Off Sequence</i> . Assigned quiescent supply currents to -1LI speed grade XQ7Z020 device in <a href="#">Table 5</a> . Updated <a href="#">PS Power-On/Off Power Supply Sequencing</a> . Removed N/A from -1LI speed grade XQ7Z020 device production software cell in <a href="#">Table 16</a> . Added $F_{SMC\_REF\_CLK}$ to <a href="#">Table 33</a> .
11/24/2015	1.17	Updated the <a href="#">AC Switching Characteristics</a> based upon Vivado 2015.4. In <a href="#">Table 15</a> , added -1LI speed grade to Production column for XQ7Z020. In <a href="#">Table 16</a> , added Vivado 2015.4 software version to -1LI speed grade column for XQ7Z020. In <a href="#">Figure 4</a> and <a href="#">Figure 5</a> , added extra clock pulse on $QSPI\_SCLK\_OUT$ .
07/26/2016	1.18	Updated first sentence in <a href="#">PS Power-On/Off Power Supply Sequencing</a> . Added $T_{PSPOR}$ to <a href="#">Note 1</a> in <a href="#">Table 22</a> . In <a href="#">Table 54</a> , changed $V_{MEAS}$ for LVCMOS (3.3V), LVTTL (3.3V), and PCI33 (3.3V) to 1.65V.
10/03/2016	1.19	Added XC7Z007S, XC7Z012S, and XC7Z014S throughout. Updated the <a href="#">AC Switching Characteristics</a> based upon Vivado 2016.3.

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at [www.xilinx.com/legal.htm#tos](http://www.xilinx.com/legal.htm#tos); IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at [www.xilinx.com/legal.htm#tos](http://www.xilinx.com/legal.htm#tos).

### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.