



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I²S, LVD, POR, PS2, PWM, WDT
Number of I/O	51
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc100rc1dn">https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/nuc100rc1dn</a>

- Supports three wire, no slave select signal, bi-direction interface
- I<sup>2</sup>C
  - Up to two sets of I<sup>2</sup>C device
  - Master/Slave mode
  - Bidirectional data transfer between masters and slaves
  - Multi-master bus (no central master)
  - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
  - Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus
  - Serial clock synchronization used as a handshake mechanism to suspend and resume serial transfer
  - Programmable clocks allowing for versatile rate control
  - Supports multiple address recognition (four slave address with mask option)
  - Supports wake-up function
- I<sup>2</sup>S
  - Interface with external audio CODEC
  - Operate as either Master or Slave mode
  - Capable of handling 8-, 16-, 24- and 32-bit word sizes
  - Supports mono and stereo audio data
  - Supports I<sup>2</sup>S and MSB justified data format
  - Provides two 8 word FIFO data buffers, one for transmitting and the other for receiving
  - Generates interrupt requests when buffer levels cross a programmable boundary
  - Supports two DMA requests, one for transmitting and the other for receiving
- PS/2 Device
  - Host communication inhibit and request to send detection
  - Reception frame error detection
  - Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
  - Double buffer for data reception
  - Software override bus
- EBI (External bus interface)
  - Accessible space: 64 KB in 8-bit mode or 128 KB in 16-bit mode
  - Supports 8-/16-bit data width
  - Supports byte write in 16-bit data width mode
- ADC
  - 12-bit SAR ADC with 760 kSPS
  - Up to 8-ch single-end input or 4-ch differential input
  - Single scan/single cycle scan/continuous scan
  - Each channel with individual result register
  - Scan on enabled channels
  - Threshold voltage detection
  - Conversion started by software programming or external input
  - Supports PDMA mode
- Analog Comparator
  - Up to two analog comparators
  - External input or internal Band-gap voltage selectable at negative node
  - Interrupt when compare results change
  - Supports Power-down wake-up
- Smart Card Host (SC)
  - Compliant to ISO-7816-3 T=0, T=1
  - Supports up to three ISO-7816-3 ports

- Up to two analog comparators
- External input or internal Band-gap voltage selectable at negative node
- Interrupt when compare results change
- Supports Power-down wake-up
- Smart Card Host (SC)
  - Compliant to ISO-7816-3 T=0, T=1
  - Supports up to three ISO-7816-3 ports
  - Separate receive / transmit 4 bytes entry FIFO for data payloads
  - Programmable transmission clock frequency
  - Programmable receiver buffer trigger level
  - Programmable guard time selection (11 ETU ~ 266 ETU)
  - One 24-bit and two 8-bit time-out counters for Answer to Request (ATR) and waiting times processing
  - Supports auto inverse convention function
  - Supports transmitter and receiver error retry and error limit function
  - Supports hardware activation sequence process
  - Supports hardware warm reset sequence process
  - Supports hardware deactivation sequence process
  - Supports hardware auto deactivation sequence when detecting the card removal
- 96-bit unique ID (UID)
- One built-in temperature sensor with 1°C resolution
- Brown-out Detector
  - With 4 levels: 4.4 V/3.7 V/2.7 V/2.2 V
  - Supports Brown-out Interrupt and Reset option
- Low Voltage Reset
  - Threshold voltage level: 2.0 V
- Operating Temperature: -40°C ~ 85°C
- Packages:
  - All Green package (RoHS)
  - LQFP 100-pin
  - LQFP 64-pin
  - LQFP48-pin

## 4.2 Pin Configuration

### 4.2.1 NuMicro® NUC100 Pin Diagram

#### 4.2.1.1 NuMicro® NUC100VxxDN LQFP 100 pin




Figure 4-2 NuMicro® NUC100VxxDN LQFP 100-pin Diagram

### 4.3 Pin Description

#### 4.3.1 NuMicro® NUC100 Pin Description

Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
1			PE.15	I/O	General purpose digital I/O pin.
2			PE.14	I/O	General purpose digital I/O pin.
3			PE.13	I/O	General purpose digital I/O pin.
4	1		PB.14	I/O	General purpose digital I/O pin.
			/INT0	I	External interrupt0 input pin.
			SPISS31	I/O	2 <sup>nd</sup> SPI3 slave select pin.
5	2		PB.13	I/O	General purpose digital I/O pin.
			CPO1	O	Comparator1 output pin.
			AD1	I/O	EBI Address/Data bus bit1
6	3	1	PB.12	I/O	General purpose digital I/O pin.
			CPO0	O	Comparator0 output pin
			CLKO	O	Frequency Divider output pin
			AD0	I/O	EBI Address/Data bus bit0
7	4	2	X32O	O	External 32.768 kHz low speed crystal output pin
8	5	3	X32I	I	External 32.768 kHz low speed crystal input pin
9	6	4	PA.11	I/O	General purpose digital I/O pin.
			I <sup>2</sup> C1SCL	I/O	I <sup>2</sup> C1 clock pin.
			nRD	O	EBI read enable output pin
10	7	5	PA.10	I/O	General purpose digital I/O pin.
			I <sup>2</sup> C1SDA	I/O	I <sup>2</sup> C1 data input/output pin.
			nWR	O	EBI write enable output pin
11	8	6	PA.9	I/O	General purpose digital I/O pin.
			I <sup>2</sup> C0SCL	I/O	I <sup>2</sup> C0 clock pin.
12	9	7	PA.8	I/O	General purpose digital I/O pin.
			I <sup>2</sup> C0SDA	I/O	I <sup>2</sup> C0 data input/output pin.
13			PD.8	I/O	General purpose digital I/O pin.
			SPISS30	I/O	1 <sup>st</sup> SPI3 slave select pin.
14			PD.9	I/O	General purpose digital I/O pin.
			SPICLK3	I/O	SPI3 serial clock pin.
15			PD.10	I/O	General purpose digital I/O pin.

Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
			T1EX	I	Timer1 external capture input pin.
48	30	22	PB.11	I/O	General purpose digital I/O pin.
			TM3	I/O	Timer3 event counter input / toggle output.
			PWM4	I/O	PWM4 output/Capture input.
49	31	23	PB.10	I/O	General purpose digital I/O pin.
			TM2	I/O	Timer2 event counter input / toggle output.
			SPISS01	I/O	2 <sup>nd</sup> SPI0 slave select pin.
50	32	24	PB.9	I/O	General purpose digital I/O pin.
			TM1	I/O	Timer1 event counter input / toggle output.
			SPISS11	I/O	2 <sup>nd</sup> SPI1 slave select pin.
51			PE.4	I/O	General purpose digital I/O pin.
52			PE.3	I/O	General purpose digital I/O pin.
53			PE.2	I/O	General purpose digital I/O pin.
54			PE.1	I/O	General purpose digital I/O pin.
			PWM7	I/O	PWM7 output/Capture input.
55			PE.0	I/O	General purpose digital I/O pin.
			PWM6	I/O	PWM6 output/Capture input.
56			PC.13	I/O	General purpose digital I/O pin.
			MOSI11	I/O	2 <sup>nd</sup> SPI1 MOSI (Master Out, Slave In) pin.
57			PC.12	I/O	General purpose digital I/O pin.
			MISO11	I/O	2 <sup>nd</sup> SPI1 MISO (Master In, Slave Out) pin.
58	33		PC.11	I/O	General purpose digital I/O pin.
			MOSI10	I/O	1 <sup>st</sup> SPI1 MOSI (Master Out, Slave In) pin.
59	34		PC.10	I/O	General purpose digital I/O pin.
			MISO10	I/O	1 <sup>st</sup> SPI1 MISO (Master In, Slave Out) pin.
60	35		PC.9	I/O	General purpose digital I/O pin.
			SPICLK1	I/O	SPI1 serial clock pin.
61	36		PC.8	I/O	General purpose digital I/O pin.
			SPISS10	I/O	1 <sup>st</sup> SPI1 slave select pin.
			MCLK	O	EBI external clock output pin
62	37	25	PA.15	I/O	General purpose digital I/O pin.
			PWM3	I/O	PWM output/Capture input.

Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
			SC0DAT	<b>O</b>	SmartCard0 data pin.
			AD10	<b>I/O</b>	EBI Address/Data bus bit10
75	48	36	PA.4	<b>I/O</b>	General purpose digital I/O pin.
			ADC4	<b>AI</b>	ADC4 analog input.
			SC1PWR	<b>O</b>	SmartCard1 power pin.
			AD9	<b>I/O</b>	EBI Address/Data bus bit9
76	49	37	PA.5	<b>I/O</b>	General purpose digital I/O pin.
			ADC5	<b>AI</b>	ADC5 analog input.
			SC1RST	<b>O</b>	SmartCard1 reset pin.
			AD8	<b>I/O</b>	EBI Address/Data bus bit8
77	50	38	PA.6	<b>I/O</b>	General purpose digital I/O pin.
			ADC6	<b>AI</b>	ADC6 analog input.
			SC1CLK	<b>I/O</b>	SmartCard1 clock pin.
			AD7	<b>I/O</b>	EBI Address/Data bus bit7
78	51	39	PA.7	<b>I/O</b>	General purpose digital I/O pin.
			ADC7	<b>AI</b>	ADC7 analog input.
			SC1DAT	<b>O</b>	SmartCard1 data pin.
			SPISS21	<b>I/O</b>	2 <sup>nd</sup> SPI2 slave select pin.
			AD6	<b>I/O</b>	EBI Address/Data bus bit6
79			V <sub>REF</sub>	<b>AP</b>	Voltage reference input for ADC.
80	52	40	AV <sub>DD</sub>	<b>AP</b>	Power supply for internal analog circuit.
81			PD.0	<b>I/O</b>	General purpose digital I/O pin.
			SPISS20	<b>I/O</b>	1 <sup>st</sup> SPI2 slave select pin.
82			PD.1	<b>I/O</b>	General purpose digital I/O pin.
			SPICLK2	<b>I/O</b>	SPI2 serial clock pin.
83			PD.2	<b>I/O</b>	General purpose digital I/O pin.
			MISO20	<b>I/O</b>	1 <sup>st</sup> SPI2 MISO (Master In, Slave Out) pin.
84			PD.3	<b>I/O</b>	General purpose digital I/O pin.
			MOSI20	<b>I/O</b>	1 <sup>st</sup> SPI2 MOSI (Master Out, Slave In) pin.
85			PD.4	<b>I/O</b>	General purpose digital I/O pin.
			MISO21	<b>I/O</b>	2 <sup>nd</sup> SPI2 MISO (Master In, Slave Out) pin.
86			PD.5	<b>I/O</b>	General purpose digital I/O pin.
			MOSI21	<b>I/O</b>	2 <sup>nd</sup> SPI2 MOSI (Master Out, Slave In) pin.

Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
			MOSI30	I/O	1 <sup>st</sup> SPI3 MOSI (Master Out, Slave In) pin.
17			PD.12	I/O	General purpose digital I/O pin.
			MISO31	I/O	2 <sup>nd</sup> SPI3 MISO (Master In, Slave Out) pin.
18			PD.13	I/O	General purpose digital I/O pin.
			MOSI31	I/O	2 <sup>nd</sup> SPI3 MOSI (Master Out, Slave In) pin.
19	10	8	PB.4	I/O	General purpose digital I/O pin.
			RXD1	I	Data receiver input pin for UART1.
20	11	9	PB.5	I/O	General purpose digital I/O pin.
			TXD1	O	Data transmitter output pin for UART1.
21	12		PB.6	I/O	General purpose digital I/O pin.
			RTS1	O	Request to Send output pin for UART1.
			ALE	O	EBI address latch enable output pin
22	13		PB.7	I/O	General purpose digital I/O pin.
			CTS1	I	Clear to Send input pin for UART1.
			nCS	O	EBI chip select enable output pin
23	14	10	LDO	P	LDO output pin
24	15	11	V <sub>DD</sub>	P	Power supply for I/O ports and LDO source for internal PLL and digital circuit.
25	16	12	V <sub>SS</sub>	P	Ground pin for digital circuit.
26			PE.8	I/O	General purpose digital I/O pin.
27			PE.7	I/O	General purpose digital I/O pin.
28	17	13	VBUS	USB	Power supply from USB host or HUB.
29	18	14	V <sub>DD33</sub>	USB	Internal power regulator output 3.3V decoupling pin.
30	19	15	D-	USB	USB differential signal D-.
31	20	16	D+	USB	USB differential signal D+.
32	21	17	PB.0	I/O	General purpose digital I/O pin.
			RXD0	I	Data receiver input pin for UART0.
33	22	18	PB.1	I/O	General purpose digital I/O pin.
			TXD0	O	Data transmitter output pin for UART0.
34	23	29	PB.2	I/O	General purpose digital I/O pin.
			RTS0	O	Request to Send output pin for UART0.
			T2EX	I	Timer2 external capture input pin.
			nWRL	O	EBI low byte write enable output pin

Pin No.			Pin Name	Pin Type	Description
LQFP 100-pin	LQFP 64-pin	LQFP 48-pin			
			TM3	I/O	Timer3 event counter input / toggle output.
			PWM4	I/O	PWM4 output/Capture input.
49	31		PB.10	I/O	General purpose digital I/O pin.
			TM2	I/O	Timer2 event counter input / toggle output.
			SPISS01	I/O	2 <sup>nd</sup> SPI0 slave select pin.
50	32		PB.9	I/O	General purpose digital I/O pin.
			TM1	I/O	Timer1 event counter input / toggle output.
			SPISS11	I/O	2 <sup>nd</sup> SPI1 slave select pin.
51			PE.4	I/O	General purpose digital I/O pin.
52			PE.3	I/O	General purpose digital I/O pin.
53			PE.2	I/O	General purpose digital I/O pin.
54			PE.1	I/O	General purpose digital I/O pin.
			PWM7	I/O	PWM7 output/Capture input.
55			PE.0	I/O	General purpose digital I/O pin.
			PWM6	I/O	PWM6 output/Capture input.
56			PC.13	I/O	General purpose digital I/O pin.
			MOSI11	I/O	2 <sup>nd</sup> SPI1 MOSI (Master Out, Slave In) pin.
57			PC.12	I/O	General purpose digital I/O pin.
			MISO11	I/O	2 <sup>nd</sup> SPI1 MISO (Master In, Slave Out) pin.
58	33		PC.11	I/O	General purpose digital I/O pin.
			MOSI10	I/O	1 <sup>st</sup> SPI1 MOSI (Master Out, Slave In) pin.
59	34		PC.10	I/O	General purpose digital I/O pin.
			MISO10	I/O	1 <sup>st</sup> SPI1 MISO (Master In, Slave Out) pin.
60	35		PC.9	I/O	General purpose digital I/O pin.
			SPICLK1	I/O	SPI1 serial clock pin.
61	36		PC.8	I/O	General purpose digital I/O pin.
			SPISS10	I/O	1 <sup>st</sup> SPI1 slave select pin.
			MCLK	O	EBI external clock output pin
62	37	25	PA.15	I/O	General purpose digital I/O pin.
			PWM3	I/O	PWM output/Capture input.
			I2SMCLK	O	I <sup>2</sup> S master clock output pin.
			SC2PWR	O	SmartCard2 power pin.

### 6.2.3 Power Modes and Wake-up Sources

There are several wake-up sources in Idle mode and Power-down mode. Table 6-2 lists the available clocks for each power mode.

Power Mode	Normal Mode	Idle Mode	Power-down Mode
<b>Definition</b>	CPU is in active state	CPU is in sleep state	CPU is in sleep state and all clocks stop except LXT and LIRC. SRAM content retended.
<b>Entry Condition</b>	Chip is in normal mode after system reset released	CPU executes WFI instruction.	CPU sets sleep mode enable and power down enable and executes WFI instruction.
<b>Wake-up Sources</b>	N/A	All interrupts	RTC, WDT, I <sup>2</sup> C, Timer, UART, BOD, USB and GPIO
<b>Available Clocks</b>	All	All except CPU clock	LXT and LIRC
<b>After Wake-up</b>	N/A	CPU back to normal mode	CPU back to normal mode

Table 6-2 Power Mode Difference Table




Figure 6-7 Power Mode State Machine

1. LXT (32 kHz XTL) ON or OFF depends on S/W setting in run mode.
2. LIRC (10 kHz OSC) ON or OFF depends on S/W setting in run mode.

3. If TIMER clock source is selected as LXT/LIRC and LXT/LIRC is on.
4. If PWM clock source is selected as LXT and LXT is on.
5. If WDT clock source is selected as LXT/LIRC and LXT/LIRC is on.
6. If RTC clock source LXT is on.

	<b>Normal Mode</b>	<b>Idle Mode</b>	<b>Power-down Mode</b>
HXT (4~20 MHz XTL)	ON	ON	Halt
HIRC (12/16 MHz OSC)	ON	ON	Halt
LXT (32 kHz XTL)	ON	ON	ON/OFF <sup>1</sup>
LIRC (10 kHz OSC)	ON	ON	ON/OFF <sup>2</sup>
PLL	ON	ON	Halt
LDO	ON	ON	ON
CPU	ON	Halt	Halt
HCLK/PCLK	ON	ON	Halt
SRAM retention	ON	ON	ON
FLASH	ON	ON	Halt
EBI	ON	ON	Halt
GPIO	ON	ON	Halt
PDMA	ON	ON	Halt
TIMER	ON	ON	ON/OFF <sup>3</sup>
PWM	ON	ON	ON/OFF <sup>4</sup>
WDT	ON	ON	ON/OFF <sup>5</sup>
WWDT	ON	ON	Halt
RTC	ON	ON	ON/OFF <sup>6</sup>
UART	ON	ON	Halt
SC	ON	ON	Halt
PS/2	ON	ON	Halt
I <sup>2</sup> C	ON	ON	Halt
SPI	ON	ON	Halt
I <sup>2</sup> S	ON	ON	Halt
USB	ON	ON	Halt
ADC	ON	ON	Halt
ACMP	ON	ON	Halt

Table 6-3 Clocks in Power Modes

**Wake-up sources in Power-down mode:**WDT, I<sup>2</sup>C, Timer, RTC, UART, BOD, GPIO and USB




Figure 6-9 NuMicro® NUC120 Power Distribution Diagram

0x4015_4000 – 0x4015_7FFF	UART2_BA	UART2 Control Registers
0x4019_0000 – 0x4019_3FFF	SC0_BA	SC0 Control Registers
0x4019_4000 – 0x4019_7FFF	SC1_BA	SC1 Control Registers
0x4019_8000 – 0x4019_BFFF	SC2_BA	SC2 Control Registers
0x401A_0000 – 0x401A_3FFF	I2S_BA	I <sup>2</sup> S Interface Control Registers
<b>System Controllers Space (0xE000_E000 ~ 0xE000_EFFF)</b>		
0xE000_E010 – 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 – 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers
0xE000_ED00 – 0xE000_ED8F	SCS_BA	System Control Registers

Table 6-5 Address Space Assignments for On-Chip Controllers

## 6.3 Clock Controller

### 6.3.1 Overview

The clock controller generates the clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection and clock divider. The chip enters Power-down mode when Cortex®-M0 core executes the WFI instruction only if the PWR\_DOWN\_EN (PWRCON[7]) bit and PD\_WAIT\_CPU (PWRCON[8]) bit are both set to 1. After that, chip enters Power-down mode and waits for wake-up interrupt source triggered to leave Power-down mode. In the Power-down mode, the clock controller turns off the external 4~24 MHz high speed crystal and internal 22.1184 MHz high speed oscillator to reduce the overall system power consumption.

## 6.6 General Purpose I/O (GPIO)

### 6.6.1 Overview

The NuMicro® NUC100 series has up to 84 General Purpose I/O pins to be shared with other function pins depending on the chip configuration. These 84 pins are arranged in 6 ports named as GPIOA, GPIOB, GPIOC, GPIOD, GPIOE and GPIOF. The GPIOA/B/C/D/E port has the maximum of 16 pins and GPIOF port has the maximum of 4 pins. Each of the 84 pins is independent and has the corresponding register bits to control the pin mode function and data.

The I/O type of each of I/O pins can be configured by software individually as input, output, open-drain or Quasi-bidirectional mode. After reset, the I/O mode of all pins are depending on Config0[10] setting. In Quasi-bidirectional mode, I/O pin has a very weak individual pull-up resistor which is about 110~300 KΩ for V<sub>DD</sub> is from 5.0 V to 2.5 V.

### 6.6.2 Features

- Four I/O modes:
  - Quasi-bidirectional
  - Push-Pull output
  - Open-Drain output
  - Input only with high impedance
- TTL/Schmitt trigger input selectable by GPx\_TYPE[15:0] in GPx\_MFP[31:16]
- I/O pin configured as interrupt source with edge/level setting
- Configurable default I/O mode of all pins after reset by Config0[10] setting
  - If Config[10] is 0, all GPIO pins in input tri-state mode after chip reset
  - If Config[10] is 1, all GPIO pins in Quasi-bidirectional mode after chip reset
- I/O pin internal pull-up resistor enabled only in Quasi-bidirectional I/O mode
- Enabling the pin interrupt function will also enable the pin wake-up function.

## 6.11 Window Watchdog Timer (WWDT)

### 6.11.1 Overview

The purpose of Window Watchdog Timer is to perform a system reset within a specified window period to prevent software run to uncontrollable status by any unpredictable condition.

### 6.11.2 Features

- 6-bit down counter (WWDTVAL[5:0]) and 6-bit compare value (WWDTCR[21:16] – WINCMP value) to make the window period flexible
- Selectable maximum 11-bit WWDT clock prescale (WWDTCR[11:8] – PERIODSEL value) to make WWDT time-out interval variable

## 8 ELECTRICAL CHARACTERISTICS

### 8.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN.	MAX	UNIT
DC Power Supply	$V_{DD}-V_{SS}$	-0.3	+7.0	V
Input Voltage	$V_{IN}$	$V_{SS}-0.3$	$V_{DD}+0.3$	V
Oscillator Frequency	$1/t_{CLCL}$	4	24	MHz
Operating Temperature	TA	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into $V_{DD}$		-	120	mA
Maximum Current out of $V_{SS}$			120	mA
Maximum Current sunk by a I/O pin			35	mA
Maximum Current sourced by a I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

**Note:** Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.

	-40°C ~ +85°C; $V_{DD}=2.5\text{ V} \sim 5.5\text{ V}$	-50	-	+50	%
--	---	-----	---	-----	---

## 8.4 Analog Characteristics

### 8.4.1 12-bit SARADC Specification

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
-	Resolution	-	-	12	Bit
DNL	Differential nonlinearity error	-	-1~2	-1~4	LSB
INL	Integral nonlinearity error	-	$\pm 2$	$\pm 4$	LSB
EO	Offset error	-	$\pm 1$	10	LSB
EG	Gain error (Transfer gain)	-	1	1.005	-
-	Monotonic	Guaranteed			
$F_{ADC}$	ADC clock frequency ( $AV_{DD} = 5V/3V$ )	-	-	16/8	MHz
$F_S$	Sample rate	-	-	760	kSPS
$V_{DDA}$	Supply voltage	3	-	5.5	V
$I_{DD}$	Supply current (Avg.)	-	0.5	-	mA
$I_{DDA}$		-	1.5	-	mA
$V_{REF}$	Reference voltage	3		$V_{DDA}$	V
$I_{REF}$	Reference current (Avg.)	-	1	-	mA
$V_{IN}$	Input voltage	0	-	$V_{REF}$	V

### 8.4.2 LDO and Power Management Specification

PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
Input Voltage $V_{DD}$	2.5		5.5	V	$V_{DD}$ input voltage
Output Voltage	1.62	1.8	1.98	V	$V_{DD} > 2.5\text{ V}$
Operating Temperature	-40	25	85	°C	
$C_{bp}$	-	1	-	$\mu\text{F}$	$R_{ESR} = 1\Omega$

**Note:**

1. It is recommended that a 10  $\mu\text{F}$  or higher capacitor and a 100 nF bypass capacitor are connected between  $V_{DD}$  and the closest  $V_{SS}$  pin of the device.
2. To ensure power stability, a 1  $\mu\text{F}$  or higher capacitor must be connected between LDO\_CAP pin and the closest  $V_{SS}$  pin of the device.

## 8.4.8.4 USB LDO Specification

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{BUS}$	VBUS Pin Input Voltage		4.0	5.0	5.5	V
$V_{DD33}$	LDO Output Voltage		3.0	3.3	3.6	V
$C_{bp}$	External Bypass Capacitor			1.0	-	uF

## 8.5 Flash DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Supply Voltage		1.62	1.8	1.98	V <sup>[1]</sup>
T <sub>RET</sub>	Data Retention	At 85°C	10			year
T <sub>ERASE</sub>	Page Erase Time			2		ms
T <sub>MER</sub>	Mass Erase Time			10		ms
T <sub>PROG</sub>	Program Time			20		μs
I <sub>DD1</sub>	Read Current		-	0.15	0.5	mA/MHz
I <sub>DD2</sub>	Program/Erase Current				7	mA
I <sub>PD</sub>	Power Down Current		-	1	20	μA

1. V<sub>DD</sub> is source from chip LDO output voltage.
2. This table is guaranteed by design, not test in production.

## 10 REVISION HISTORY

Date	Revision	Description
2014.05.13	1.00	<ol style="list-style-type: none"><li>1. Preliminary version.</li></ol>
2015.08.31	1.01	<ol style="list-style-type: none"><li>1. Reorganized the chapter sequence.</li><li>2. Added a note in all clock source block diagrams of all peripheral sections that "Before clock switching, both the pre-selected and newly selected clock sources must be turned on and stable."</li><li>3. Revised package size of 64-pin LQFP (10x10x1.4 mm footprint 2.0 mm) in section 9.2.</li></ol>