

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	48
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 26x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk0512gpd064t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.4 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICETM.

For additional information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- *"Using MPLAB[®] ICD 3"* (poster) DS50001765
- "MPLAB[®] ICD 3 Design Advisory" DS50001764
- "MPLAB[®] REAL ICE[™] In-Circuit Debugger User's Guide" DS50001616
- *"Using MPLAB[®] REAL ICE™ Emulator"* (poster) DS50001749

2.5 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

2.6 Trace

When present on select pin counts, the trace pins can be connected to a hardware trace-enabled programmer to provide a compressed real-time instruction trace. When used for trace, the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

2.7 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 50. "CPU for Devices with MIPS32[®] microAptiv[™] and M-Class Cores" (DS60001192) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: The microAptiv[™] CPU core resources are available at: www.imgtec.com.

The MIPS32[®] microAptiv[™] MCU Core is the heart of the PIC32MK GP/MC family device processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

Key features include:

- 5-stage pipeline
- · 32-bit address and data paths
- MIPS32 Enhanced Architecture (Release 5):
 - Multiply-accumulate and multiply-subtract instructions
 - Targeted multiply instruction
 - Zero/One detect instructions
 - WAIT instruction
 - Conditional move instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base
 - Atomic interrupt enable/disable
 - GPR shadow registers to minimize latency for interrupt handlers
 - Bit field manipulation instructions
 - Virtual memory support
- microMIPS[™] compatible instruction set:
 - Improves code size density over MIPS32, while maintaining MIPS32 performance.
 - Supports all MIPS32 instructions (except branchlikely instructions)
 - Fifteen additional 32-bit instructions and 39 16-bit instructions corresponding to commonly-used MIPS32 instructions
 - Stack pointer implicit in instruction
 - MIPS32 assembly and ABI compatible

- Autonomous Multiply/Divide Unit (MDU):
 - Maximum issue rate of one 32x32 multiply per clock
 - Early-in iterative divide. Minimum 12 and maximum 38 clock latency (dividend (*rs*) sign extension-dependent)
- · Power Control:
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace:
 - Support for single stepping
 - Virtual instruction and data address/value breakpoints
 - Hardware breakpoint supports both address match and address range triggering.
 - Eight instruction and four data complex breakpoints
- iFlowtrace[®] version 2.0 support:
 - Real-time instruction program counter
 - Special events trace capability
 - Two performance counters with 34 userselectable countable events
 - Disabled if the processor enters Debug mode
 - Program Counter sampling
- DSP ASE Extension:
 - Native fractional format data type operations
 - Register Single Instruction Multiple Data (SIMD) operations (add, subtract, multiply, shift)
 - GPR-based shift
 - Bit manipulation
 - Compare-Pick
 - DSP Control Access
 - Indexed-Load
 - Branch
 - Multiplication of complex operands
 - Variable bit insertion and extraction
 - Virtual circular buffers
 - Arithmetic saturation and overflow handling
 - Zero-cycle overhead saturation and rounding operations
- Floating Point Unit (FPU):
 - 1985 IEEE-754 compliant Floating Point Unit
 - Supports single and double precision datatypes
 - 2008 IEEE-754 compatibility control of NaN handling and Abs/Neg instructions
 - Runs at 1:1 core/FPU clock ratio

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit Bit Bit Bit Bit 5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16						
21.24	U-0	U-0	U-0	R-1	U-0	U-0	U-0	R-1		
51.24	_	—	—	UFRP	—		—	FC		
23.16	R-1	R-1	R-1	R-1	R-0	R-0	R-1	R-1		
20.10	HAS2008	F64	L	W	MIPS3D	PS	D	S		
15:8	R-1	R-0	R-1	R-0	R-0	R-1	R-1	R-1		
				PRID<	7:0>		_			
7:0	R-x	R-x	R-x		R-x	R-x	R-x	R-x		
	REVISION<7:0>									
l egend:										
R = Read	able bit		W = Writable	hit	U = Unimple	emented bit re	ead as '0'			
-n = Value	at POR		'1' = Rit is set	t	$0^{\circ} = \text{Bit is cl}$	eared	x = Rit is unl	known		
						carca		(IIOWII		
bit 31-29	Unimplement	ted: Read as	'0'							
bit 28	UFRP: User N	Mode FR Swit	china Instruct	ion bit						
	1 = User mod	e FR switchin	g instructions	are supporte	d					
	0 = User mod	e FR switchin	g instructions	are not supp	orted					
bit 27-25	Unimplement	ted: Read as	'0'							
bit 24	FC: Full Conv	vert Ranges bi	it							
	1 = Full conve	ert ranges are	implemented	(all numbers	can be conve	erted to anoth	er type by the	e FPU)		
1.11.00		ert ranges are		nted						
bit 23	HAS008: IEE	E-754-2008 b	It IAN2008 bite	ovict within th	o ECSD rogic	stor				
	1 = MAC2000	ABS2000, N	nd NAN2008	bits do not ov	e rook reyk	ECSP rogisto	r			
hit 22	0 - MAC2009	7, AB32000, a 211 hit	nu manzooo			FCSK Tegisle	1			
	1 = This is a 6	-0 bit 64-bit FPU								
	0 = This is not	t a 64-bit FPU	I							
bit 21	L: Long Fixed	l Point Data T	vpe bit							
	1 = Long fixed	d point data ty	pes are imple	emented						
	0 = Long fixed	d point data ty	pes are not ir	nplemented						
bit 20	W: Word Fixe	d Point data t	ype bit							
	1 = Word fixe	d point data ty	pes are imple	emented						
	0 = Word fixe	d point data ty	pes are not in	nplemented						
bit 19	MIPS3D: MIP	S-3D ASE bit	d							
	1 = MIPS-3D 0 = MIPS-3D	is not implemente	onted							
bit 18	PS: Paired Si	nale Floatina	Point data bit							
	1 = PS floatin	g point is impl	lemented							
	0 = PS floatin	g point is not	implemented							
bit 17	D: Double-pre	ecision floating	g point data bi	it						
	1 = Double-pr	ecision floatin	ng point data t	ypes are impl	emented					
	0 = Double-pr	ecision floatin	ig point data t	ypes are not i	mplemented					
bit 16	S: Single-pred	cision Floating) Point Data b	it						
	1 = Single-pre	ecision floating	g point data ty	pes are imple	emented					
h:+ 4E 0	0 = Single-pre		j point data ty	pes are not in	npiementea					
DIL 15-8	These bits all	w software to	distinguish b	etween the v	arious types (of MIPS proce	ssors For Pl	C32 devices		
	with the MIPS	32 microAptiv	/ MCU core. t	his value is 0	(9D.					
bit 7-0	REVISION<7	:0>: Processo	or Revision Ide	entification bit	S					
· · · · ·	These bits allo	ow software to	distinguish b	etween one re	evision and a	nother of the s	ame process	or type. This		
	number is increased on major revisions of the processor core									

REGISTER 3-7: FIR: FLOATING POINT IMPLEMENTATION REGISTER; CP1 REGISTER 0

TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)

ress)	20	e								В	its								ş
Virtual Addl (BF81_#	Registe Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0704	055404	31:16			_	_	-	Ι	_	-		—	_		-	-	VOFF<	17:16>	0000
0724	OFF121	15:0								VOFF<15:1	>								0000
0700	055400	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0728	UFF122	15:0								VOFF<15:1	>								0000
0720	055122	31:16	_	_	_	—	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0720	UFF 123	15:0								VOFF<15:1	>								0000
0720	055124	31:16			_	_	_		_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
0730	UFF124	15:0								VOFF<15:1	>							_	0000
0724	055125	31:16	_	_	—	_	_	_	_	_	_	—	_	_	-	_	VOFF<	17:16>	0000
0734	0FF125	15:0								VOFF<15:1	>							_	0000
0720	055126	31:16	-	_	—	_	_	_	_	_	-	_	_	—	_	_	VOFF<	17:16>	0000
0738	OFF 120	15:0								VOFF<15:1	>							_	0000
0720	055127	31:16	_	_	_	-	—	_	—	—	_	—					VOFF<	17:16>	0000
0750	011127	15:0								VOFF<15:1	>							_	0000
0740	OEE128	31:16	_	—	—	-	—	—	—	—	_	-					VOFF<	17:16>	0000
0740	011120	15:0								VOFF<15:1	>							—	0000
0744	OFE129	31:16	_	_	—	—	—	_	_	—	_	—	—	-	-	_	VOFF<	17:16>	0000
0744	011123	15:0								VOFF<15:1	>								0000
0748	OFE130	31:16	_	_	—	—	—		_	—	_	—	—	_	—	—	VOFF<	17:16>	0000
0740	011100	15:0								VOFF<15:1	>	-							0000
074C	OEE131	31:16	—	—	—	—	—	—	_	—	—	—	—	—	_	—	VOFF<	17:16>	0000
0110	011101	15:0								VOFF<15:1	>	-							0000
0750	OFE132	31:16	—	—	—	—	—	—	_	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0700	011102	15:0								VOFF<15:1	>								0000
0754	OFE133	31:16	_	_	_	—	—	_	_	—	_	_	—	_	_	_	VOFF<	17:16>	0000
57.0-4	011100	15:0								VOFF<15:1	>							_	0000
0760	OFF139	31:16	_	_	_	—	—	_	_	_	_	—	_	_	_	_	VOFF<	17:16>	0000
0,00	011109	15:0								VOFF<15:1	>							_	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and Note 1: INV Registers" for more information.

This bit is not available on 64-pin devices. 2:

3: This bit is not available on devices without a CAN module.

4: This bit is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.

7: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	CHPIGN<7:0>								
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:10	—	—	—	-	—	_	—	—	
45.0	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	
15:8	CHBUSY	—	CHIPGNEN	_	CHPATLEN	_	_	CHCHNS ⁽¹⁾	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0	
7:0	CHEN ⁽²⁾	CHAED	CHCHN	CHAEN	—	CHEDET	CHPF	RI<1:0>	

REGISTER 11-7: DCHxCON: DMA CHANNEL 'x' CONTROL REGISTER ('x' = 0-7)

Legend:

bit 7

· J · · ·			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 CHPIGN<7:0>: Channel Register Data bits

Pattern Terminate mode:

Any byte matching these bits during a pattern match may be ignored during the pattern match determination when the CHPIGNEN bit is set. If a byte is read that is identical to this data byte, the pattern match logic will treat it as a "don't care" when the pattern matching logic is enabled and the CHPIGEN bit is set.

- bit 23-16 Unimplemented: Read as '0'
- bit 15 CHBUSY: Channel Busy bit
 - 1 = Channel is active or has been enabled
 - 0 = Channel is inactive or has been disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 CHPIGNEN: Enable Pattern Ignore Byte bit
 - 1 = Treat any byte that matches the CHPIGN<7:0> bits as a "don't care" when pattern matching is enabled
 - 0 = Disable this feature
- bit 12 Unimplemented: Read as '0'
- bit 11 CHPATLEN: Pattern Length bit
 - 1 = 2 byte length
 - 0 = 1 byte length
- bit 10-9 Unimplemented: Read as '0'
- bit 8 CHCHNS: Chain Channel Selection bit⁽¹⁾
 - 1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)
 - 0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)
 - CHEN: Channel Enable bit⁽²⁾
 - 1 = Channel is enabled
 - 0 = Channel is disabled
- bit 6 CHAED: Channel Allow Events If Disabled bit
 - 1 = Channel start/abort events will be registered, even if the channel is disabled
 - 0 = Channel start/abort events will be ignored if the channel is disabled
- bit 5 CHCHN: Channel Chain Enable bit
 - 1 = Allow channel to be chained
 - 0 = Do not allow channel to be chained
- Note 1: The chain selection bit takes effect when chaining is enabled (i.e., CHCHN = 1).
 - 2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31.24	—	—	—	—	—	—	—	—					
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23.10	—	—	—	—	—	—	—	—					
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
10.0				CHSPTR	<15:8>								
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
7.0	CHSPTR<7:0>												

REGISTER 11-14: DCHxSPTR: DMA CHANNEL x SOURCE POINTER REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

1111111111111111 = Points to byte 65,535 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

13.4 I/O Ports Control Registers

TABL

TABLE 13-3: PORTA REGISTER MAP FOR 100-PIN DEVICES ONLY

ess										Bi	ts								
Virtual Addr (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets
0000		31:16	—	—	_	—	—	—	_	—	—	_	—	—	—	—	—	—	0000
0000	ANGELA	15:0	ANSA15	ANSA14	—	ANSA12	ANSA11	—	—	ANSA8	—	—	_	ANSA4	—	_	ANSA1	ANSA0	D813
0010	TDICA	31:16	_	—	—	—	—	—	_	_	—	_	—	—		—	—	—	0000
0010	IRIOA	15:0	TRISA15	TRISA14	—	TRISA12	TRISA11	TRISA10	_	TRISA8	TRISA7	_	-	TRISA4		-	TRISA1	TRISA0	DD93
0020	DODTA	31:16	_	—	—	—	—	—	_	_	—	_	—	—		—	—	—	0000
0020	PURIA	15:0	RA15	RA14	—	RA12	RA11	RA10	—	RA8	RA7	—	_	RA4	—	_	RA1	RA0	xxxx
0020		31:16	—	—	_	_	—	_	_	_	—	_	_	—	—	_	—	_	0000
0030	LAIA	15:0	LATA15	LATA14	_	LATA12	LATA11	LATA10	—	LATA8	LATA7	—	_	LATA4	—	_	LATA1	LATA0	xxxx
0040	0000	31:16	—	—	—	—	—	—	—	—	—	—	_	—	—	_	—	—	0000
0040	ODCA	15:0	ODCA15	ODCA14	_	ODCA12	ODCA11	ODCA10	_	ODCA8	ODCA7	_	_	ODCA4	Ι	_	ODCA1	ODCA0	0000
0050		31:16	—	—	_	—	—	—	—	—	—	—	_	—	—	_	—	—	0000
0050	CNPUA	15:0	CNPUA15	CNPUA14	_	CNPUA12	CNPUA11	CNPUA10	—	CNPUA8	CNPUA7	—	_	CNPUA4	—	_	CNPUA1	CNPUA0	0000
0060		31:16	_	_	_	—	_	—	_	_	—	_	_	—	Ι	_	-	—	0000
0000	CNPDA	15:0	CNPDA15	CNPDA14	_	CNPDA12	CNPDA11	CNPDA10	—	CNPDA8	CNPDA7	—	_	CNPDA4	—	_	CNPDA1	CNPDA0	0000
		31:16	_	—	—	—	—	—	_	_	—	_	—	—		—	—	—	0000
0070	CNCONA	15:0	ON	—	SIDL	_	EDGE DETECT	—	—	—	—	—	-	—		-	_	-	0000
0000		31:16	—	—	—	—	—	—	—	—	—	—	_	—	—	_	—	—	0000
0000	CNENA	15:0	CNIEA15	CNIEA14	—	CNIEA12	CNIEA11	CNIEA10	_	CNIEA8	CNIEA7	_	-	CNIEA4		-	CNIEA1	CNIEA0	0000
		31:16	_	—	—	—	—	—	_	_	—	_	—	—		—	—	—	0000
0090	CNSTATA	15:0	CN STATA15	CN STATA14	—	CN STATA12	CN STATA11	CN STATA10	—	CN STATA8	CN STATA7	—	-	CN STATA4		-	CN STATA1	CN STATA0	0000
00.00		31:16	—	—	_	—	—	—	—	—	—	—	_	—	—	_	—	—	0000
UUAU	CININEA	15:0	CNNEA15	CNNEA14	_	CNNEA12	CNNEA11	CNNEA10	—	CNNEA8	CNNEA7	—	_	CNNEA4	—	_	CNNEA1	CNNEA0	0000
0000		31:16	—	—	_	—	—	—	_	_	—	_	_	—	_	_	—	_	0000
0080	CNFA	15:0	CNFA15	CNFA14	—	CNFA12	CNFA11	CNFA10	—	CNFA8	CNFA7	—		CNFA4	_		CNFA1	CNFA0	0000
00C0	SRCON0A	31:16	—	—	_	—	—	—	_	_	—	_	_	—	_	_	—	_	0000
		15:0	—	—	_	—	—	SR0A10	—	SR0A8	SR0A7	—	_	—	_	_	—	—	0000
		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
00D0	SRCON1A	15:0	_	_	_	_	_	SR1A10	_	SR1A8	SR1A7	_	_	_	_	_	_	_	0000

PIC32MK GP/MC Family

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

TABLE 13-8: PORTD REGISTER MAP FOR 64-PIN DEVICES ONLY

ess										Bit	s								
Virtual Addr (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0310	TRISD	31:16	_	—	—	—	—	—		_		—	—	—					0000
0310	TRIOD	15:0	_		_		—		—	TRISD8 ⁽²⁾	_	TRISD6	TRISD5	—			—	—	0160
0320	PORTD	31:16	_	_	_	_	—	_	—	—	_		—	—	_	—	—	—	0000
0020		15:0	—	—	—	—	—	-	—	RD8 ⁽²⁾	—	RD6	RD5	—	-	—	—	—	xxxx
0330	LATD	31:16	_				—		—	- (0)	_		—	_			_	_	0000
		15:0	_				—		—	LATD8 ⁽²⁾	_	LATD6	LATD5	_			_	_	XXXX
0340	ODCD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	ODCD8 ⁽²⁾	—	ODCD6	ODCD5	—	—	—	—	—	0000
0350	CNPUD	31:16	_	—	_	—	—		—	- (2)	_	—	—	—	_	—	—	—	0000
		15:0	—	_	—	—	—	_	_	CNPUD8 ⁽²⁾	_	CNPUD6	CNPUD5	_	_	—	—	_	0000
0360	CNPDD	31:16	—	_	—	—	—	_	_	-	_	—	—	_	_	—	—	_	0000
		15:0	_	_	_		-		-	CNPDD8(2)		CNPDD6	CNPDD5	-	_	_	_	_	0000
0270		31:16	—	—	—	_	-		-	—			—	—		_	_	—	0000
0370	CNCOND	15:0	ON	—	SIDL	—	EDGE DETECT	_	-	—	—	—	—	—	_	—	—	—	0000
0380		31:16		—			—		—	—	_		—	—			—	—	0000
0000	ONLIND	15:0	_	_	_		—		—	CNIED8 ⁽²⁾	_	CNIED6	CNIED5	—			—	—	0000
		31:16	—	—	—	—	—	_	—	—	—	—	—	—	_	—	—	—	0000
0390	CNSTATD	15:0	_	—	-	—	—	_	_	CN STATD8 ⁽²⁾	—	CN STATD6	CN STATD5	_		—	—	—	0000
0240		31:16	—	_	—	_	_	_	_	—	_	—	—	_	—	_	_	_	0000
03A0	CININED	15:0	_	_	_	_				CNNED8 ⁽²⁾	_	CNNED6	CNNED5	_		_	_		0000
0200		31:16	-	—	-	—	_		—	—	—	—	—	Ι		—	—	—	0000
0360	CINFD	15:0		_		_	—	-	_	CNFD8 ⁽²⁾	_	CNFD6	CNFD5	_	-		_		0000
		31:16	_	_	_	_	_	_	_	—	_	_	—	_	_	_	_	_	0000
03C0	SRCON0D	15:0	_	_	_	_	_	_		SR0D8(2)	_	SR0D6	SR0D5	—	_	_	_	_	0000
		31.16	_	_	_	_		_		_	_	_	_		_	_	_	_	0000
03D0	SRCON1D	15.0	_	_	_	_	_		_	SP1D9(2)	_	SR1D6	SR1D5	_	_	_	_	_	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See **13.2 "CLR, SET, and INV Registers"** for more Note 1: information.

This bit is not available on general purpose devices. 2:

TABLE 13-16: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP

SS										B	lits								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1600	RPA0R	31:16 15:0									_			—	— F	— RPA0R<4:0;	, _	—	0000
1604	RPA1R	31:16 15:0	_				_		_		_	-		_	— F		-	—	0000
1608	RPA2R	31:16 15 [.] 0	_			_	_		_		_			—	— F	— PA2R<4:02	_	_	0000
160C	RPA3R	31:16	_								_			_			_	_	0000
1610	RPA4R	31:16	_											—			_	_	0000
161C	RPA7R	31:16	_					_		_		_		—			_	—	0000
1620	RPA8R	31:16	_				_	_		_		_		—			_	_	0000
162C	RPA11R	31:16	_									_						_	0000
1630	RPA12R	31:16	_					_				_		_	н Н —		-	_	0000
1638	RPA14R	15:0 31:16	_											_	R	PA12R<4:0	>	_	0000
163C	RPA15R	15:0 31:16	_			_	_		_		_			_	R	PA14R<4:0	>	_	0000
1640	RPBOR	15:0 31:16	-										_	_	R	PA15R<4:0	>	_	0000
1614		15:0 31:16												_	F —	RPB0R<4:0:	-	_	0000
16/9		15:0 31:16	_												F —	RPB1R<4:0	-	_	0000
1040		15:0 31:16	-											_	F —	RPB2R<4:0	, _	_	0000
1040	REDOR	15:0 31:16													F —	RPB3R<4:0	> —	_	0000
1650	RPB4R	15:0 31:16	_				_		_		_			_	F 	RPB4R<4:0	> 	_	0000
1654	RPB5R	15:0 31:16	_		_	_	_	_	_	—	_	_	_	_	F —	RPB5R<4:0: —	> 	_	0000
1658	RPB6R	15:0 31:16	_	_		_	_	—	_	—	_		_	_	F	RPB6R<4:0	>	_	0000
165C	RPB7R	15:0	—		—	—				—		-	_		F	RPB7R<4:0	>		0000

PIC32MK GP/MC Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	-	—	—		—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_		_	—		_	_
45.0	R/W-0	U-0	R/W-0	U-0	R/W-0	r-0	U-0	U-0
15:8	ON	—	SIDL	—	EDGEDETECT	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	—	—	_	—		_	_	—

REGISTER 13-3: CNCONX: CHANGE NOTICE CONTROL FOR PORTX REGISTER (X = A – G)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read a	is '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Change Notice (CN) Control ON bit
 - 1 = CN is enabled
 - 0 = CN is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Control bit
 - 1 = CPU Idle mode halts CN operation
 - 0 = CPU Idle mode does not affect CN operation
- bit 12 Unimplemented: Read as '0'
- bit 11 EDGEDETECT: Edge Detection Type Control bit
 - 1 = Detects any edge on the pin (CNx is used for the CN event)
 - 0 = Detects any edge on the pin (CNSTATx is used for the CN event)
- bit 10 Reserved: Always write '0'
- bit 9-0 Unimplemented: Read as '0'

REGISTER 25-16: ADCCMPx: ADC DIGITAL COMPARATOR 'x' LIMIT VALUE REGISTER ('x' = 1 THROUGH 4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24				DCMPHI<	15:8> (1,2,3)				
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	DCMPHI<7:0> ^(1,2,3)								
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.0	DCMPLO<15:8> ^(1,2,3)								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0				DCMPLO<	<7:0> ^(1,2,3)				

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **DCMPHI<15:0>:** Digital Comparator 'x' High Limit Value bits^(1,2,3) These bits store the high limit value, which is used by digital comparator for comparisons with ADC converted data.

- bit 15-0 **DCMPLO<15:0>:** Digital Comparator 'x' Low Limit Value bits^(1,2,3) These bits store the low limit value, which is used by digital comparator for comparisons with ADC converted data.
- **Note 1:** Changing theses bits while the Digital Comparator is enabled (ENDCMP = 1) can result in unpredictable behavior.
 - **2:** The format of the limit values should match the format of the ADC converted value in terms of sign and fractional settings.
 - **3:** For Digital Comparator 0 used in CVD mode, the DCMPHI<15:0> and DCMPLO<15:0> bits must always be specified in signed format, as the CVD output data is differential and is always signed.

REGISTER 25-25: ADCCMPCON1: ADC DIGITAL COMPARATOR 1 CONTROL REGISTER

- bit 3 IEHIHI: High/High Digital Comparator 0 Event bit
 - 1 = Generate a Digital Comparator 0 Event when DCMPHI<15:0> \leq DATA<31:0>
 - 0 = Do not generate an event
- bit 2 IEHILO: High/Low Digital Comparator 0 Event bit
 - 1 = Generate a Digital Comparator 0 Event when DATA<31:0> < DCMPHI<15:0>
 0 = Do not generate an event
- bit 1 **IELOHI:** Low/High Digital Comparator 0 Event bit 1 = Generate a Digital Comparator 0 Event when DCMPLO<15:0> \leq DATA<31:0> 0 = Do not generate an event
- bit 0 IELOLO: Low/Low Digital Comparator 0 Event bit
 - 1 = Generate a Digital Comparator 0 Event when DATA<31:0> < DCMPLO<15:0>
 - 0 = Do not generate an event

FIGURE 27-1: OP AMP 1/COMPARATOR 1 MODULE BLOCK DIAGRAM



Note 1: Refer to the device pin tables (Table 3 and Table 5) for other analog inputs that may be also be connected to the Op amp and Comparator inputs.

- 2: The PWM Blank Function is available only on PIC32MKXXMCXXX devices.
- 3: Caution: To avoid false comparator output faults or glitches when using the internal DAC as a comparator reference, always initialize the DAC before initializing and enabling the comparator.

0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	EDG1MOD	EDG1POL		EDG1S	EL<3:0>		EDG2STAT	EDG1STAT
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
23:10	EDG2MOD	EDG2POL		EDG2S	—	—		
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON	—	CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN ⁽²⁾	CTTRIG
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	ITRIM<5:0>						IRNG	<1:0>

REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 EDG1MOD: Edge 1 Edge Sampling Select bit

1 = Input is edge-sensitive

0 = Input is level-sensitive

- bit 30 EDG1POL: Edge 1 Polarity Select bit
 - 1 = Edge 1 programmed for a positive edge response
 - 0 = Edge 1 programmed for a negative edge response

bit 29-26 EDG1SEL<3:0>: Edge 1 Source Select bits

- 1111 = C5OUT Capture Event is selected
- 1110 = C4OUT pin is selected
- 1101 = C1OUT pin is selected
- 1100 = PBCLK2 is selected
- 1011 = IC5 Capture Event is selected
- 1010 = IC4 Capture Event is selected
- 1001 = IC3 pin is selected
- 1000 = IC2 pin is selected
- 0111 = IC1 pin is selected
- 0110 = OC4 pin is selected
- 0101 = OC3 pin is selected
- 0100 = OC2 pin is selected
- 0011 = CTED1 pin is selected
- 0010 = CTED2 pin is selected
- 0001 = OC1 Compare Event is selected
- 0000 = Timer1 Event is selected
- Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1101' to select C10UT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - **3:** Refer to the CTMU Current Source Specifications (Table 36-43) in **Section 36.0 "Electrical Characteristics"** for current values.
 - **4:** This bit setting is not available for the CTMU temperature diode.
 - 5: For CTMU temperature measurements on this range, ADC sampling time \geq 1.6 $\mu s.$
 - 6: For CTMU temperature measurements on this range, ADC sampling time \geq 300 ns.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
51.24	—	—	_	—	_	—	—	—		
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
25.10	_	—	—	—	—	—	—	—		
15.9	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.0		SEVTCMP<15:8> ⁽¹⁾								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0				SEVTCM	1P<7:0 <mark>>(1)</mark>					

REGISTER 31-3: SEVTCMP: PWM PRIMARY SPECIAL EVENT COMPARE REGISTER

Γ.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

SEVTCMP<15:0>: Special Event Compare Count Value bits⁽¹⁾ bit 15-0

> The special event trigger allows analog-to-digital conversions to be synchronized to the master PWM time base. The analog-to-digital sampling and conversion time may be programmed to occur at any point within the PWM period.

Note 1: Minimum LSb = 1 / FSYSCLK.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	_	—	—	—	—	—	—	—		
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	_	—	—	—	—	—	—	—		
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
15.0		PMTMR<15:8> ⁽¹⁾								
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7.0				PMTMR	<7:0>(1)					

REGISTER 31-4 PMTMR· PRIMARY MASTER TIME BASE TIMER REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Unimplemented: Read as '0' bit 31-16

PMTMR<15:0>: Primary Master Time Base Timer Value bits⁽¹⁾ bit 15-0 This timer increments with each PWM clock until the PTPER value is reached.

Note 1: LSb = 1 / FSYSCLK.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
51.24	—	—	—	—	—	—	—	—	
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	—	—	—	—	—	—	
15.9	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	
15.0	PWMKEY<15:8>								
7:0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	
7.0				PWMK	EY<7:0>				

REGISTER 31-10: PWMKEY: PWM UNLOCK REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **PWMKEY<15:0>:** PWM Unlock bits

If the PWMLOCK Configuration bit is asserted (PWMLOCK = 0), the IOCONx registers are writable only after the proper sequence is written to the PWMKEY register. If the PWMLOCK Configuration bit is deasserted (PWMLOCK = 1), the IOCONx registers are writable at all times. For more information on the unlock sequence, refer to the **44.9** "Write Protection" in Section 44. Motor Control PWM (MCPWM) (DS60001393) of the "*PIC32 Family Reference Manual*" for more information.

This register is implemented only in devices where the PWMLOCK Configuration bit is present in the DEVCFG3 Configuration register.

Note: The user must write two consecutive values of 0xABCD and 0x4321 to the PWMKEY register to perform an unlock operation if PWMLOCK = 0. Write access to any subsequent secure register must be the very next access following the unlock process. This is not an atomic operation and any CPU interrupts that occur during or immediately after an unlock sequence may cause writes to any PWM secure register to fail.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
51.24	—	—	_	—	_	—	—	—		
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	PDC<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0		PDC<7:0>								

REGISTER 31-13: PDCx: PWM GENERATOR DUTY CYCLE REGISTER 'x' ('x' = 1 THROUGH 12)

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **PDC<15:0>:** Primary PWM Generator 'x' Duty Cycle Value bits⁽²⁾

If Edge-Aligned mode is enabled (ECAM<1:0> bits (PWMCONx<11:10>) = 00), these bits specify the trailing edge instance of the ON time and controls the duty cycle directly (PWM Resolution = (1/ FSYCLK)).

If one of the Center-Aligned mode is enabled (ECAM<1:0> (PWMCONx<11:10>) = 01, 10, or 11), these bits specify the compare instance for 'leading edge' level transition (PWM Resolution = (2 / FSYCLK)).

- Note 1: In Independent PWM mode, PMOD<1:0> (IOCONx<11:10>) = 11, the PDCx register controls the PWMxH duty cycle only. In Complementary, Redundant and Push-Pull PWM modes (PMOD<1:0> = 00, 01, or 10), the PDCx register controls the duty cycle of both the PWMxH and PWMxL.
 - 2: PDCx = ((FSYSCLK / (FPWM * PCLKDIV<2:0> bits (PTCON<6:4>)) * Desired Duty Cycle) FPWM = User-desired PWM Frequency.

PIC32MK GP/MC Family

Bit Range	Bit Bit 31/23/15/7 30/22/14/6		Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
51.24	—	—	—		—	—	—	—					
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23.10	—	—	—		—	—	—	—					
15.9	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15.0				SDC<	<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7.0	SDC<7:0>												

REGISTER 31-14: SDCx: PWM SECONDARY DUTY CYCLE REGISTER 'x' ('x' = 1 THROUGH 12)

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **SDC<15:0>:** Secondary Duty Cycle bits for PWMx output pin

If Edge-Aligned mode is enabled (ECAM<1:0> (PWMCONx<11:10>) = 00) these bits are unused.

If Symmetric Center-Aligned mode is enabled (ECAM<1:0> (PWMCONx<11:10>) = 01), these bits are updated transparently to the user. Loads to the PDCx register automatically copy over to the SDCx register.

If Asymmetric Center-Aligned mode is enabled (ECAM<1:0> (PWMCONx<11:10>) = 10 or 11), these bits specify the compare instance for 'trailing edge' level transition (PWM Resolution = (2 / FSYCLK)).

Bit Range Bit 31/23/15/7 30/2		Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
51.24	—	—	—	—	—	—	—	—					
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23.10	—	—	—	—	—	—	—	—					
15.9	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
10.0	— — DTR<13:8>												
7:0	R/W-0 R/W-0		R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0					
7.0	DTR<7:0>												

REGISTER 31-16: DTRx: PWM DEAD TIME REGISTER 'x' ('x' = 1 THROUGH 12)

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 DTR<13:0>: Unsigned 14-bit Dead Time Value for PWMxH Dead Time Unit bits

These bits specify the leading edge dead time count between the PWMxH and PWMxL. The time base for the count is the same as for the PWM generator.

The dead time period is typically set equal to the switching times of the power transistors in the application circuits. It is specifically intended for use in Complementary Output mode. The use of dead time in any other mode may generate unexpected or unpredictable results. If the duty cycle value in the DC register equals '0', or is greater than or equal to the Period, dead time compensation is ignored. The values for Duty Cycle + Dead Time + Dead Time Compensation must not exceed the value for the Period register minus 1. If the sum exceeds the Period Register minus 1, unexpected results may occur. The values for Duty Cycle + Dead Time - Dead Time Compensation must be greater than '0', or unexpected results may occur.

33.2 Registers

Virtual Address (BFC0_#) Bits Bit Range All Resets Register Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 31:16 FVBUSIO1 FUSBIDIO1 IOL1WAY PMDL1WAY PGL1WAY FVBUSIO2 FUSBIDIO2 PWMLOCK _ _ _ xxxx 3FC0 DEVCFG3 15:0 USERID<15:0> xxxx DSWDT VBAT UPLLEN BORSEL FDSEN DSWDTEN DSWDTPS<4:0> DSBOREN FPLLODIV<2:0> 31:16 xxxx BOREN OSC 3FC4 DEVCFG2 FPLLICLK FPLLRNG<2:0> 15:0 FPLLMULT<6:0> FPLLIDIV<2:0> _ xxxx 31:16 FDMTEN DMTCNT<4:0> FWDTWINSZ<1:0> FWDTEN WINDIS WDTSPGM WDTPS<4:0> xxxx 3FC8 DEVCFG1 15:0 POSCMOD<1:0> FCKSM<1:0> OSCIOFNC IESO FSOSCEN DMTINTV<2:0> FNOSC<2:0> _ _ _ xxxx POSC SOSC EJTAGBEN POSCGAIN<1:0> SOSCGAIN<1:0> 31:16 _ xxxx _ _ BOOST BOOST 3FCC DEVCFG0 15:0 SMCLR DBGPER<2:0> FSLEEP BOOTISA TRCEN ICESEL<1:0> JTAGEN DEBUG<1:0> _ _ _ _ xxxx CP _ _ _ ____ ___ _ ___ ___ _ ___ ___ _ ___ _ xxxx 31:16 ____ 3FDC DEVCP 15:0 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ xxxx _ _ 31:16 0 _ _ _ _ ____ _ _ _ _ _ _ xxxx 3FEC DEVSIGN 15:0 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ xxxx

TABLE 33-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

Legend: x = unknown value on Reset; - = Reserved, read as '1'. Reset values are shown in hexadecimal

TABLE 33-2: DEVICE ID, REVISION, AND CONFIGURATION SUMMARY

ess		Bit Range		Bits															(2)
Virtual Addı (BF80_#	Register Name		31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	CECCON	31:16	—	—	—	—	—	ADCPRI	—	_	PWMAPIN6	PWMAPIN5	PWMAPIN4	PWMAPIN3	PWMAPIN2	PWMAPIN1	ICACLK	OCACLK	0000
0000	CFGCON	15:0	_	—	IOLOCK	PMDLOCK	PGLOCK	_	—		IOANCPEN		—	—	JTAGEN	TROEN		TDOEN	000B
0020		31:16	VER<3:0> DEVID<27:16>								xxxx								
0020	DEVID	15:0		DEVID<15:0> xxx														xxxx	
0030 SYSKEY	OVOREV	31:16	0000																
	STORET	15:0	313NE1<31.02									0000							
00E0 C	or op o	31:16	_	—	—	_	—	_	ADCPO	G<1:0>	FCPG	i<1:0>	—	—	CAN4P	G<1:0>	CAN3P	G<1:0>	0000
	CFGFG	15:0	CAN2P	G<1:0>	CAN1F	PG<1:0>	USB2F	PG<1:0>	USB1P	G<1:0>	_	-	DMAP	G<1:0>	_		CPUP	G<1:0>	0000
0110	CECCON2	31:16	_	_	_	_	_	_	_	_	_	_	_	ENPGA5	_	ENPGA3	ENPGA2	ENPGA1	0000
0110 0	CEGCONZ	15:0	_	_	_	_	_	_	_	_				EEWS	<7:0>				0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

2: Reset values are dependent on the specific device.

3: This register is not available on 64-pin devices.