

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	48
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 26x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk0512gpe064t-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	R-0	R-0	R-0	R-0	R-0	R-0	U-0
31.24	1:24 MMUSIZE<5:0>							
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	-		-	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	-		-	—
7:0	U-0	U-0	U-0	R-1	R-1	R-0	R-1	R-1
7:0	_			PC	WR	CA	EP	FP

REGISTER 3-2: CONFIG1: CONFIGURATION REGISTER 1; CP0 REGISTER 16, SELECT 1

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 **Reserved:** This bit is hardwired to a '1' to indicate the presence of the Config2 register.

bit 30-25 MMUSIZE<5:0>: MMU Size bits

Note: This bit field is read as '0' decimal in the fixed table-based MMU core, as no TLB is present.

- bit 24-5 Unimplemented: Read as '0'
- bit 4 **PC:** Performance Counter bit
 - 1 = The processor core contains Performance Counters
- bit 3 WR: Watch Register Presence bit
 - 1 = No Watch registers are present
- bit 2 CA: Code Compression Implemented bit
 - 0 = No MIPS16e[®] present
- bit 1 EP: EJTAG Present bit
 - 1 = Core implements EJTAG
- bit 0 **FP:** Floating Point Unit bit
 - 1 = Floating Point Unit is present

10.2 Prefetch Control Registers

TABLE 10-1: PREFETCH REGISTER MAP

ess		ē								I	Bits								s
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000		31:16	Ι	— — — — PERCHEEN DCHEEN ICHEEN — PERCHEINV DCHEINV ICHEINV — PERCHECOH DCHECOH ICHECOH								1 0700							
0800	CHECON	15:0	_	CHEPERFEN PFMAWSEN PREFEN<1:0> - PFMWS<2:0> 0107										0107					
0000	CHEHIT	31:16								CHEHI	T<31:16>	`							0000
0820	CHEHII	15:0								CHEH	IT<15:0>								0000
0020		31:16		CHEMIS<31:16> 0000										0000					
0830	CHEMIS	15:0								CHEM	IS<15:0>								0000

PIC32MK GP/MC Family

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section13.2 "CLR, SET, and INV Registers" for Note 1: more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24		DCRCDATA<31:24>										
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	DCRCDATA<23:16>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8				DCRCDAT	A<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0				DCRCDA	TA<7:0>							

REGISTER 11-5: DCRCDATA: DMA CRC DATA REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode): Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode): Bits greater than PLEN will return '0' on any read.

REGISTER 11-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24		DCRCXOR<31:24>										
00.10	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16				DCRCXOF	<23:16>							
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8				DCRCXO	R<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	DCRCXOR<7:0>											

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode): This register is unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

1 = Enable the XOR input to the Shift register

0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

TABLE 12-1: USB1 AND USB2 REGISTER MAP (CONTINUED)

ess											Bit	s							6
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A310	U2EP1	31:16	_	—	_	—	—	—	—	—	—	—	—	_	—	—	—	—	0000
		15:0	_	_	_	_	_	_	—	_	_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
A320	U2EP2	31:16	—	_						—		—							0000
		15:0	_	_		—	—	—	—		_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
A330	U2EP3	31:16 15:0	_	_					—	—		—		EPCONDIS	— EPRXEN	— EPTXEN	— EPSTALL	— EPHSHK	0000
		31:16	_			_	_	_						EPCONDIS	EPRAEN	EPIXEN	EPSTALL		0000
A340	U2EP4	15:0												EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
		31:16	_															LETISTIK	0000
A350	U2EP5	15:0	_										_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
		31:16	_	_						_		_		_					0000
A360	U2EP6	15:0	_	_						_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
		31:16	_	_		_	_	_		_	_	_		_	_	_	_	_	0000
A370	U2EP7	15:0	_	_	_	_	_	_	_	_	_	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	—	_	_	_		0000
A380	U2EP8	15:0	_	_	_	_	_	_	—	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
4000		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	—	—	_	0000
A390	U2EP9	15:0	_	-		_	_		_	-	_	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
A3A0	U2EP10	31:16	_						_		_	_		—		—	—		0000
ASAU	U2EP IU	15:0	—	—	—	_	_			_	_	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
A3B0	U2EP11	31:16	_	-	_	_	_		_	-	—	—	_	—		—	—	_	0000
ASBU	02LF II	15:0	-			_	_	_	_		-	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
A3C0	U2EP12	31:16	—	_	_	—	—	—	—	_	_	_	—	—		—		—	0000
/1000	0221 12	15:0	—	_	—				—	_	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
A3D0	U2EP13	31:16	—	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
	JEL 10	15:0	_	_	_				_	_		_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
A3E0	U2EP14	31:16	_	_	_				_	_	_	_	_	-	—	_		_	0000
,	520117	15:0	_	_						—	_	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
A3F0	U2EP15	31:16	_	_	_				_	_		_		-	—	—	—	_	0000
	522	15:0	—	—	—	—	—	—	—	—	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

2: This register does not have associated SET and INV registers.

3: This register does not have associated CLR, SET, and INV registers.

4: Reset value for this bit is undefined.


					(x = 1)	,		
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	—	—
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
7:0	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF ⁽²⁾	IDLEIF	TRNIF ⁽³⁾	SOFIF	UERRIF ⁽⁴⁾	URSTIF ⁽⁵⁾
	STALLIF	ALIACHIE	RESUMEI	IDLEIF	I KINF (*)	SOFIF	UERRIE	DETACHIF ⁽⁶⁾

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 31-	8	Unimplemented: Read as '0'
bit 7		STALLIF: STALL Handshake Interrupt bit
		1 = In Host mode, a STALL handshake was received during the handshake phase of the transaction
		In Device mode, a STALL handshake was transmitted during the handshake phase of the transaction
		0 = STALL handshake has not been sent
bit 6		ATTACHIF: Peripheral Attach Interrupt bit ⁽¹⁾
		1 = Peripheral attachment was detected by the USB module
		0 = Peripheral attachment was not detected
bit 5		RESUMEIF: Resume Interrupt bit ⁽²⁾
		1 = K-State is observed on the D+ or D- pin for 2.5 μ s
		0 = K-State is not observed
bit 4		IDLEIF: Idle Detect Interrupt bit
		1 = Idle condition detected (constant Idle state of 3 ms or more)
		0 = No Idle condition detected
bit 3		TRNIF: Token Processing Complete Interrupt bit ⁽³⁾
		1 = Processing of current token is complete; a read of the UxSTAT register will provide endpoint information
L:1 0		0 = Processing of current token not complete
bit 2		SOFIF: SOF Token Interrupt bit 1 = SOF token received by the peripheral or the SOF threshold reached by the host
		0 = SOF token was not received nor threshold reached
bit 1		UERRIF: USB Error Condition Interrupt bit ⁽⁴⁾
DIC 1		1 = Unmasked error condition has occurred
		0 = Unmasked error condition has not occurred
bit 0		URSTIF: USB Reset Interrupt bit (Device mode) ⁽⁵⁾
		1 = Valid USB Reset has occurred
		0 = No USB Reset has occurred
bit 0		DETACHIF: USB Detach Interrupt bit (Host mode) ⁽⁶⁾
		1 = Peripheral detachment was detected by the USB module
		0 = Peripheral detachment was not detected
Note	1.	This bit is valid only if the HOSTEN bit is set (see Register 12-11), there is no activity on the USB for
11010	••	2.5μ s, and the current bus state is not SE0.
:	2:	When not in Suspend mode, this interrupt should be disabled.
:	3:	Clearing this bit will cause the STAT FIFO to advance.
	4:	Only error conditions enabled through the UxEIE register will set this bit.
	5:	Device mode.
	6:	Host mode.

PIC32MK GP/MC Family





22.2 UART Broadcast Mode Example

As shown in Table 22-4, the group hardware address identifier bit was arbitrarily chosen as bit 7 with bit 4 chosen as the software group or individual UART target ID. Therefore, the collective group address assigned for all UARTs (i.e, [w, x, y, z]) is `0b100100xx, while the individual addresses are `0b10000000 through `0b10000011, respectively.

Any MASK register bit = 0 means the corresponding ADDR<7:0> bit is a "don't care" from a hardware address matching point of view. Using this scheme, multiple UART subnet groups could be created within a network. If not using address match with a broadcast mode, set the ADDRMSK<7:0> bits (UxSTAT<31:24) = 0x00, which is the default.

To send a broadcast message to all UARTs in the group identified by bit 7 = 1, send UXTXREG = (0x190), address bit 9 set. All the UARTs in that group, bit 7 = 1, would generate an interrupt for an address match because of the bit <7:5>,<3:2> match, Logic AND of MASK and ADDR registers equal "true". User software would check if bit 4 = 1, and if true, the RX<7:0> bits register value is valid for all UARTS.

To send a specific message to UARTy within the group, the user would send UxTXREG = (0x182), address bit 9 set. All of the UARTs in that group identified with bit 7 = 1 would still generate an interrupt for an address match because of the bit <7:5>,<3:2> address match, Logic AND of MASK and ADDR registers equal True. In this case, user software would check if bit 4 = 0, and if true, the RX<7:0> bits register value would be intended only for UARTy, with all others ignored.

Networked UARTS	Register Bit	7	6	5	4	3	2	1	0	Individual/ Group Addresses
UARTx	ADDRMSK	1	1	1	0	1	1	0	0	0xBC
UARTw	ADDR	1	0	0	1 = Group 0 = Individual	0	0	0	0	0x80/0x9X
UARTx	ADDR	1	0	0	1 = Group 0 = Individual	0	0	0	1	0x81/0x9X
UARTy	ADDR	1	0	0	1 = Group 0 = Individual	0	0	1	0	0x82/0x9X
UARTz	ADDR	1	0	0	1 = Group 0 = Individual	0	0	1	1	0x83/0x9X

TABLE 22-4: PDSEL<1:0> (UxMODE<2:1>) = '0b11 AND ADM_EN (UxSTA<24>) = 1

REGISTER 25-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 20-16 STRGSRC<4:0>: Scan Trigger Source Select bits
 - 11111 = Reserved
 - 11110 = Reserved
 - 11101 = PWM Generator 6 Current-Limit (Motor Control only)
 - 11100 = PWM Generator 5 Current-Limit (Motor Control only)
 - 11011 = PWM Generator 4 Current-Limit (Motor Control only)
 - 11010 = PWM Generator 3 Current-Limit (Motor Control only) 11001 = PWM Generator 2 Current-Limit (Motor Control only)
 - 11000 = PWM Generator 1 Current-Limit (Motor Control only)
 - 10111 = Reserved
 - 10110 = Reserved
 - 10101 = Reserved
 - 10100 = CTMU trip
 - 10011 = Output Compare 4 period end
 - 10010 = Output Compare 3 period end
 - 10001 = Output Compare 2 period end
 - 10000 = Output Compare 1 period end
 - 01111 = PWM Generator 6 trigger (Motor Control only)
 - 01110 = PWM Generator 5 trigger (Motor Control only)
 - 01101 = PWM Generator 4 trigger (Motor Control only)
 - 01100 = PWM Generator 3 trigger (Motor Control only)
 - 01011 = PWM Generator 2 trigger (Motor Control only)
 - 01010 = PWM Generator 1 trigger (Motor Control only)
 - 01001 = Secondary PWM time base (Motor Control only)
 - 01000 = Primary PWM time base (Motor Control only)
 - 00111 = General Purpose Timer5
 - 00110 = General Purpose Timer3 00101 = General Purpose Timer1
 - 00101 = General Purpose T 00100 = INTO
 - 00011 = Scan trigger
 - 00010 = Software level trigger
 - 00001 = Software edge trigger
 - 00000 = No Trigger
 - **Note:** These triggers only apply to implemented analog inputs AN32-AN53. For AN0-AN27 refer to ADCTRG1-ADCTRG7.
- bit 15 ON: ADC Module Enable bit
 - 1 = ADC module is enabled
 - 0 = ADC module is disabled
 - Note: The ON bit should be set only after the ADC module has been configured.
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode

REGISTE	R 25-6: ADCIMCON2: ADC INPUT MODE CONTROL REGISTER 2 (CONTINUED)
bit 14	SIGN23: AN23 Signed Data Mode bit ⁽¹⁾
	1 = AN23 is using Signed Data mode
	0 = AN23 is using Unsigned Data mode
bit 13	DIFF22: AN22 Mode bit ⁽¹⁾
	1 = Selects AN22 differential pair input as AN22+ and AN1-
	0 = AN22 is using Single-ended mode
bit 12	SIGN22: AN22 Signed Data Mode bit ⁽¹⁾
	1 = AN22 is using Signed Data mode
	0 = AN22 is using Unsigned Data mode
bit 11	DIFF21: AN21 Mode bit ⁽¹⁾
	1 = Selects AN21 differential pair input as AN21+ and AN1-
hit 10	 and a start of the start of the
bit 10	1 = AN21 is using Signed Data mode
	0 = AN21 is using Unsigned Data mode
bit 9	DIFF20: AN20 Mode bit ⁽¹⁾
DIT 3	1 = Selects AN20 differential pair input as AN20+ and AN1-
	0 = AN20 is using Single-ended mode
bit 8	SIGN20: AN20 Signed Data Mode bit ⁽¹⁾
	1 = AN20 is using Signed Data mode
	0 = AN20 is using Unsigned Data mode
bit 7	DIFF19: AN19 Mode bit
	1 = Selects AN19 differential pair input as AN19+ and AN1-
	0 = AN19 is using Single-ended mode
bit 6	SIGN19: AN19 Signed Data Mode bit
	1 = AN19 is using Signed Data mode
	0 = AN19 is using Unsigned Data mode
bit 5	DIFF18: AN18 Mode bit
	1 = Selects AN18 differential pair input as AN18+ and AN1-
	0 = AN18 is using Single-ended mode
bit 4	SIGN18: AN18 Signed Data Mode bit
	1 = AN18 is using Signed Data mode
1.11.0	0 = AN18 is using Unsigned Data mode
bit 3	DIFF17: AN17 Mode bit
	 1 = Selects AN17 differential pair input as AN17+ and AN1- 0 = AN17 is using Single-ended mode
bit 2	SIGN17: AN17 Signed Data Mode bit
	1 = AN17 is using Signed Data mode
	0 = AN17 is using Unsigned Data mode
bit 1	DIFF16: AN16 Mode bit
	1 = Selects AN16 differential pair input as AN16+ and AN1-
	0 = AN16 is using Single-ended mode
bit 0	SIGN16: AN16 Signed Data Mode bit
	1 = AN16 is using Signed Data mode
	0 = AN16 is using Unsigned Data mode
Note 1	This hit is not available on 64 his devises

Note 1: This bit is not available on 64-pin devices.

REGISTER 25-25: ADCCMPCON1: ADC DIGITAL COMPARATOR 1 CONTROL REGISTER

```
bit 13-8 AINID<5:0>: Digital Comparator 1 Analog Input Identification (ID) bits
```

When a digital comparator event occurs (DCMPED = 1), these bits identify the analog input being monitored by Digital Comparator 1.

In normal ADC mode, only analog inputs <31:0> can be processed by the Digital Comparator 1. The Digital Comparator 1 also supports the CVD mode, in which all Class 2 and Class 3 analog inputs may be stored in the AINID<5:0> bits.

```
111111 = Reserved
         110110 = Reserved
         110101 = Internal AN53 (CTMU temperature sensor)
         110101 = Internal AN52 (VBAT/2)
         110101 = Reserved
         110010 = Internal AN50 (IVREF 1.2V)
         110001 = AN49 is being monitored
         101101 = AN45 is being monitored
         101100 = Reserved
         101010 = Reserved
         101001 = AN41 is being monitored
         100001 = AN33 is being monitored
         111100 = Reserved
         111000 = Reserved
         111011 = AN27 is being monitored
         000000 = AN0 is being monitored
           Note:
                    For 64-pin devices AN20-AN23 and AN33-AN47 inputs are not implemented.
bit 7
         ENDCMP: Digital Comparator 1 Enable bit
          1 = Digital Comparator 1 is enabled
          0 = Digital Comparator 1 is not enabled, and the DCMPED status bit (ADCCMP0CON<5>) is cleared
         DCMPGIEN: Digital Comparator 1 Global Interrupt Enable bit
bit 6
          1 = A Digital Comparator 1 interrupt is generated when the DCMPED status bit (ADCCMP0CON<5>) is set
          0 = A Digital Comparator 1 interrupt is disabled
bit 5
         DCMPED: Digital Comparator 1 "Output True" Event Status bit
         The logical conditions under which the digital comparator gets "True" are defined by the IEBTWN, IEHIHI,
         IEHILO, IELOHI, and IELOLO bits.
           Note:
                    This bit is cleared by reading the AINID<5:0> bits or by disabling the Digital Comparator module
                    (by setting ENDCMP to '0').
          1 = Digital Comparator 1 output true event has occurred (output of Comparator is '1')
          0 = Digital Comparator 1 output is false (output of comparator is '0')
bit 4
         IEBTWN: Between Low/High Digital Comparator 1 Event bit
          1 = Generate a digital comparator event when DCMPLO<15:0> ≤ DATA<31:0> < DCMPHI<15:0>
          0 = Do not generate a digital comparator event
```

REGISTER 25-25: ADCCMPCON1: ADC DIGITAL COMPARATOR 1 CONTROL REGISTER

- bit 3 IEHIHI: High/High Digital Comparator 0 Event bit
 - 1 = Generate a Digital Comparator 0 Event when DCMPHI<15:0> \leq DATA<31:0>
 - 0 = Do not generate an event
- bit 2 IEHILO: High/Low Digital Comparator 0 Event bit
 - 1 = Generate a Digital Comparator 0 Event when DATA<31:0> < DCMPHI<15:0> 0 = Do not generate an event
- bit 1 IELOHI: Low/High Digital Comparator 0 Event bit 1 = Generate a Digital Comparator 0 Event when DCMPLO<15:0> ≤ DATA<31:0> 0 = Do not generate an event
- bit 0 IELOLO: Low/Low Digital Comparator 0 Event bit
 - 1 = Generate a Digital Comparator 0 Event when DATA<31:0> < DCMPLO<15:0>
 - 0 = Do not generate an event

REGISTER 26-8: CxTMR: CAN TIMER REGISTER ('x' = 1-4)

bit 15-0 CANTSPRE<15:0>: CAN Time Stamp Timer Prescaler bits 1111 1111 1111 1111 = CAN time stamp timer (CANTS) increments every 65,535 system clocks . . 0000 0000 0000 0000 = CAN time stamp timer (CANTS) increments every system clock

- **Note 1:** CxTMR will be paused when CANCAP = 0.
 - 2: The CxTMR prescaler count will be reset on any write to CxTMR (CANTSPRE will be unaffected).

	(x = 1-4; n		JGH 15)				
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_	—	—	_	_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	_	—	—	_	_	—
7:0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
1.0	_	_	_		C	xFIFOCI<4:0	>	

REGISTER 26-19: CxFIFOCIn: CAN MODULE MESSAGE INDEX REGISTER 'n' ('x' = 1-4: 'n' = 0 THROUGH 15)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-5 Unimplemented: Read as '0'

bit 4-0 CxFIFOCIn<4:0>: CAN Side FIFO Message Index bits

<u>TXEN = 1:</u> (FIFO configured as a transmit buffer)

A read of this register will return an index to the message that the FIFO will next attempt to transmit.

TXEN = 0: (FIFO configured as a receive buffer)

A read of this register will return an index to the message that the FIFO will use to save the next message.

REGISTER 27-2: CMxCON: OP AMP/COMPARATOR 'x' CONTROL REGISTER ('x' = 1-5) (CONTINUED)

- bit 14 COE: Comparator Output Enable bit
 - 1 = Comparator output is present on the CxOUT pin
 - 0 = Comparator output is internal only
- bit 13 CPOL: Comparator Output Polarity Select bit
 - 1 = Comparator output is inverted
 - 0 = Comparator output is not inverted
- bit 12 Unimplemented: Read as '0'
- bit 11 **OAO:** Op amp Output Enable bit⁽¹⁾
 - 1 = Op amp output is present on the OAxOUT pin
 - 0 = Op amp output is not present on the OAxOUT pin

bit 10 AMPMOD: Op amp Mode Enable bit⁽¹⁾

1 = Amplifier/Comparator operating in Dual mode (both Op amps and Comparators are enabled)
 0 = Amplifier/Comparator operating in Comparator-only mode

bit 9 Unimplemented: Read as '0'

bit 8 **COUT:** Comparator Output bit

When CPOL = 0 (non-inverted polarity):

1 = VIN + > VTH +

0 = VIN + < VTH-

When CPOL = 1 (inverted polarity):

1 = VIN + < VTH-

0 = VIN + > VTH +

- bit 7-6 EVPOL<1:0>: Trigger/Event Polarity Select bits
 - 11 = Trigger/Event generated on any change of the comparator output
 - 10 = Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output

If CPOL = 0 (non-inverted polarity):

High-to-low transition of the comparator output

If CPOL = 1 (inverted polarity):

Low-to-high transition of the comparator output

01 = Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output

If CPOL = 0 (non-inverted polarity):

Low-to-high transition of the comparator output

If CPOL = 1 (inverted polarity):

High-to-low transition of the comparator output

00 = Trigger/Event generation is disabled

bit 5 Unimplemented: Read as '0'

- bit 4 CREF: Op amp/Comparator Reference Select bit
 - 1 = VIN+ input connects to internal CDAC3 output voltage
 - 0 = VIN+ input connects to CxIN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- **Note 1:** Before attempting to initialize or enable any of the Op amp bit, the user application must clear the corresponding OPA5MD, OPA3MD, OPA2MD, and OPA1MD bits in the PMD register.

Note: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition is occurred. The IFSx bits are persistent, so they must be cleared if they are set by user software after an IFSx user bit interrogation.

© 2016-2018 Microchip Technology Inc.

30.0 QUADRATURE ENCODER INTERFACE (QEI)

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 43. "Quadrature Encoder Interface (QEI)" (DS60001346), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The QEI module consists of the following major features:

- Four input pins: two phase signals, an index pulse and a home pulse
- · Programmable digital noise filters on inputs
- Quadrature decoder providing counter pulses and count direction
- Count direction status
- 4x count resolution
- Index (INDX) pulse to reset the position counter
- General purpose 32-bit Timer/Counter mode
- · Interrupts generated by QEI or counter events
- · 32-bit velocity counter
- 32-bit position counter
- · 32-bit index pulse counter
- 32-bit interval timer
- 32-bit position Initialization/Capture register
- 32-bit Compare Less Than and Greater Than registers
- External Up/Down Count mode
- External Gated Count mode
- External Gated Timer mode
- Interval Timer mode

Figure 30-1 illustrates the QEI block diagram.

32.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC32MK GP/MC Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This section describes the power-saving features on the PIC32MK GP devices. These devices have multiple power domains and offer various methods and modes that allow the user to balance the power consumption with device performance.

32.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the speed of PBCLK7, or selecting a lower power clock source (i.e., LPRC or Sosc).

In addition, the Peripheral Bus Scaling mode is available for each peripheral bus where peripherals are clocked at reduced speed by selecting a higher divider for the associated PBCLKx, or by disabling the clock completely.

32.2 Power-Saving with CPU Halted

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

32.2.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted and the associated clocks are disabled. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep mode.

Sleep mode includes the following characteristics:

- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode

- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the peripheral bus clocks will start running and the device will enter into Idle mode.

32.2.2 IDLE MODE

In Idle mode, the CPU is Halted; however, all clocks are still enabled. This allows peripherals to continue to operate. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- On any form of device Reset
- On a WDT time-out interrupt

36.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MK GP/MC electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MK GP/MC devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias	40°C to +125°C
Storage temperature	
Voltage on VDD with respect to Vss	
Voltage on VBAT with respect to VSS	-0.3V to +4.0V
Voltage on VDD with respect to VUSB3V3 VU	USB3V3 -0.3V to VUSB3V3 +0.3V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD +0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 2.3V$ (Note 3)	-0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	0.3V to +3.6V
Voltage on D+ or D- pin with respect to VUSB3V3	Vss -0.3V to VUSB3V3 +0.3V
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	200 mA
Maximum current into VDD pin(s) (Note 2)	200 mA
Maximum current sunk/sourced by any 4x I/O pin (Note 4)	15 mA
Maximum current sunk/sourced by any 8x I/O pin (Note 4)	25 mA
Maximum current sunk by all ports	150 mA
Maximum current sourced by all ports (Note 2)	150 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 36-2).
- 3: See the pin name tables (Table 3 and Table 5) for the 5V tolerant pins.
- 4: Characterized, but not tested. Refer to parameters DO10, DO20, and DO20a for the 4x and 8x I/O pin lists.

TABLE 3	ARACTERIS	$\label{eq:smp} \begin{array}{ c c c c c } SMP = 1 $					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
SP9b	Тзск	SCKx Period (SPI3-6 only)	45			ns	$(VDD \ge 3.0V \text{ and the SMP bit}$ (SPIxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin), SRCON0x.y = 0, SRCON1x.y = 0 All other remappable SPI pins not contained in conditions for parameter SP9a. Applies only to SPI3-SPI6.
				64		20	$(V_{DD} \ge 3.0V \text{ and the SMP bit}$ (SPIxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin), SRCON0x.y = 1, SRCON1x.y = 0
	64ns	ns	All other remappable SPI pins not contained in conditions for parameter SP9a. Applies only to SPI3-SPI6.				
		- 82 -					$(VDD \ge 3.0V \text{ and the SMP bit} (SPIxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin),$
			ns	SRCON0x.y = 0, SRCON1x.y = 1. All other remappable SPI pins not contained in conditions for parameter SP9a. Applies only to SPI3-SPI6.			
				97			$(VDD \ge 3.0V \text{ and the SMP bit}$ (SPIxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin), SRCON0x.y = 1, SRCON1x.y = 1
						ns	All other remappable SPI pins not contained in conditions for parameter SP9a. Applies only to SPI3-SPI6.
SP10	TscL	SCKx Output Low Time	TSCK/2			ns	_
SP11	TscH	SCKx Output High Time	TSCK/2			ns	
SP20	TscF	SCKx Output Fall Time (Note 3)	_	_	_	ns	See parameter DO32
SP21	TscR	SCKx Output Rise Time (Note 3)		_	_	ns	See parameter DO31
SP30	TDOF	SDOx Data Output Fall Time (Note 3)		_	—	ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time (Note 3)		_	_	ns	See parameter DO31
SP35		SDOx Data Output Valid after			7	ns	VDD > 3.0V
	ISCL2DOV	SCKx Edge	—	—	10	ns	VDD < 3.0V

TABLE 36-32: SPIX MASTER MODE (CKE = 0, SMP = 1) TIMING REQUIREMENTS (CONTINUED)

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: Assumes 30 pF load on all SPIx pins.




TABLE 36-38: CANX MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.2V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
CA10	TioF	Port Output Fall Time	—		_	ns	See parameter DO32		
CA11	TioR	Port Output Rise Time		_	_	ns	See parameter DO31		
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	700	_		ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.






TABLE 36-50: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.2V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions			
EJ1	Ттсксус	TCK Cycle Time	25		ns	—			
EJ2	Ттскнідн	TCK High Time	10		ns	—			
EJ3	TTCKLOW	TCK Low Time	10		ns	—			
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	—	ns	_			
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	—	ns	_			
EJ6	Ττροουτ	TDO Output Delay Time from Falling TCK	—	5	ns	_			
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	-	5	ns	_			
EJ8	TTRSTLOW	TRST Low Time	25		ns	—			
EJ9	Trf	TAP Signals Rise/Fall Time, All Input and Output	—	—	ns	_			

Note 1: These parameters are characterized, but not tested in manufacturing.