



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, WDT
Number of I/O	77
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 42x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk0512gpe100-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: ADC1 PINOUT I/O DESCRIPTIONS

	Pin Nu	umber				
Pin Name	100-pin TQFP	64-pin QFN/ TQFP	Pin Type	Buffer Type		iption
AN0	22	13	I	Analog	Analog Input Channels	
AN1	23	14	I	Analog		
AN2	24	15	I	Analog		
AN3	25	16	I	Analog		
AN4	26	17	I	Analog		
AN5	27	18	I	Analog		
AN6	32	21	I	Analog		
AN7	33	22	I	Analog		
AN8	34	23	I	Analog		
AN9	21	12	I	Analog		
AN10	20	11	I	Analog		
AN11	35	24	I	Analog		
AN12	41	27	I	Analog		
AN13	42	28	I	Analog		
AN14	43	29	I	Analog		
AN15	44	30	I	Analog		
AN16	14	8	I	Analog		
AN17	12	6	I	Analog		
AN18	11	5	I	Analog		
AN19	10	4	I	Analog		
AN20	19	_	I	Analog		
AN21	18	_	I	Analog		
AN22	17	_	I	Analog		
AN23	1	_	I	Analog		
AN24	51	33	I	Analog		
AN25	72	46	I	Analog		
AN26	49	31	I	Analog		
AN27	76	49	I	Analog		
AN33	28	_	I	Analog		
AN34	29	_	I	Analog		
AN35	38	_	I	Analog		
AN36	39	_	I	Analog		
AN37	40	_	I	Analog		
AN38	47		I	Analog		
AN39	48	_	I	Analog		
AN40	52	_	I	Analog		
AN41	53	_	I	Analog		
AN45	61	_	I	Analog		
AN46	66	_	I	Analog		
AN47	67		I	Analog		
AN48	71	45	ı	Analog		
AN49	63	39	i	Analog		
				ut or output	Analog = Analog input	P = Power

**Legend:** CMOS = 0

CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input
O = Output
PPS = Peripheral Pin Select

P = Power I = Input

### 2.7.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32 OSC2 Pin Capacitance = 4 pF
- COUT = PIC32 OSC1 Pin Capacitance = 4 pF
- PCB stray capacitance (i.e., 12 mm length) = 2.5 pF
- C1 and C2 = the loading capacitors to use on your crystal circuit design to guarantee that the effective capacitance as seen by the crystal in circuit meets the crystal manufacturer specification

MFG Crystal Data Sheet CLOAD spec:

CLOAD = {( [Cin + C1] \* [COUT + C2] ) / [Cin + C1 + C2 + COUT] } + oscillator PCB stray capacitance

### EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION

Crystal manufacturer data sheet spec example:  $\it Cload$  = 15  $\it pF$  Therefore:

 $MFG\ CLOAD = \{(\ [CIN + C1] * [COUT + C2]\ ) / \ [CIN + C1 + C2 + COUT]\}$ + estimated oscillator PCB stray capacitance

Assuming CI = C2 and PIC32 Cin = Cout, the formula can be further simplified and restated to solve for C1 and C2 by:

C1 = C2 = ((2 \* MFG Cload spec) - Cin - (2 \* PCB capacitance))= ((2 \* 15) - 4 - (2 \* 2.5 pF))= (30 - 4 - 5)= 21 pF

Therefore:

 $C1=C2=21\,pF$  is the correct loading capacitors to use on your crystal circuit design to guarantee that the effective capacitance as seen by the crystal in circuit in this example is 15 pF to meet the crystal manufacturer specification.

Tips to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):

- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The greater the resistor value the greater the gain.
- C1 and C2 values also affect the gain of the oscillator.
   The lower the values, the higher the gain.
- Likewise, C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.


Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, Rs, as shown in circuit "A" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. When measuring the oscillator signal you must use an active-powered scope probe with ≤ 1 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.

#### 2.7.1.1 Additional Microchip References

- AN588 "PICmicro® Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices"
- AN849 "Basic PICmicro® Oscillator Design"

#### FIGURE 2-4:

PRIMARY CRYSTAL OSCILLATOR CIRCUIT RECOMMENDATIONS



Note: Refer to the "PIC32MK GP/MC Family Silicon Errata and Data Sheet Clarification" (DS80000737B), which is available for download from the Microchip web site (www.microchip.com) for the recommended Rs values versus crystal/ frequency.

#### 5.0 FLASH PROGRAM MEMORY

Note:

This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 52. "Flash Program Memory with Support for Live Update" (DS60001193), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MK GP/MC devices contain an internal Flash program memory for executing user code, which includes the following features:

- · Two Flash banks for live update support
- · Dual boot support
- · Write protection for program and boot Flash

There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming (ICSP)

RTSP is performed by software executing from either Flash or RAM memory. For information about RTSP techniques, refer to **Section 52.** "Flash Program Memory with Support for Live Update" (DS60001193) in the "PIC32 Family Reference Manual".

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the "PIC32 Flash Programming Specification" (DS60001145), which is available for download from the Microchip web site (www.microchip.com).

Note:

In PIC32MK GP/MC devices, the Flash page size is 1024 Instruction Words and the row size is 128 Instruction Words.

0540   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570								. 100	ilitold <i>j</i>											
Second   S	ress !)		<u>e</u>								В	its								ts
Second   S	Virtual Add (BF81_#	Registe Name <sup>(1</sup>	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Rese
15.0		OEE003		_		_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0560   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570	0540	OFF003	15:0								VOFF<15:1	>							_	0000
150	0550	OFF004	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0550   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700   05700	0330	011004	15:0								VOFF<15:1	>							_	0000
15:0	0554	OFF005	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	1	VOFF<	17:16>	0000
0550   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570   0570	0004	011000	15:0								VOFF<15:1	>							_	0000
15.0	0558	OFFOOR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	-	VOFF<	17:16>	0000
15.0   VOFF<15:1>	0330	011000	15:0								VOFF<15:1	>							_	0000
15.0	0550	OFFOOT	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	-	VOFF<	17:16>	0000
OFFOID   O	0550	OFF007	15:0								VOFF<15:1	>							_	0000
15.0   VOFF<17:16>   0.000	0560	055000	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
OFFO19   15:0	0300	OFF006	15:0								VOFF<15:1	>							_	0000
15:0	0564	OEEOOO	31:16	_	1	_	_	_	_		_	1	_	_	_	_	1	VOFF<	17:16>	0000
OFFO11   15:0   OFFO12   15:0   OFFO13   15:0   OFFO14   15:0   OFFO15	0304	OFF009	15:0				ā.	_			VOFF<15:1	>				a.			_	0000
15:0	0568	OEE010	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	-	VOFF<	17:16>	0000
OFFO12   15:0   VOFF<15:1>   O000   OFFO12   15:0   VOFF<17:16>   O000   OFFO12   15:0   VOFF<15:1>   O000   OFFO13   15:0   VOFF<17:16>   O000   OFFO13   15:0   VOFF<15:1>   O000   OFFO13   15:0   VOFF<15:1>   O000   OFFO13   15:0   VOFF<15:1>   O000   OFFO13	0300	011010	15:0								VOFF<15:1	>							_	0000
15:0	0560	OFF011	31:16	_	1	_	_	_	_		_	1	_	_	_	_	1	VOFF<	17:16>	0000
VOFF<15:1>         VOFF<15:1>         OFF           0574         0FF013         31:16         -         -         -         -         -         -         0000           0578         0FF014         15:0         VOFF<15:1>         -         -         -         -         0000           057C         0FF015         31:16         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         - <t< td=""><td>0300</td><td>011011</td><td>15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>VOFF&lt;15:1</td><td>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td>_</td><td>0000</td></t<>	0300	011011	15:0								VOFF<15:1	>							_	0000
15:0	0570	OEE012	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	-	VOFF<	17:16>	0000
VOFF<15:1>         VOFF<15:1>         OFF014         15:0         VOFF<15:1>         DOFF         VOFF<15:1>         DOFF         OFF015         31:16         —         OFF         OFF015         31:16         —         OFF<17:16>         OOO           0580         0FF016         31:16         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         <	0370	011012	15:0								VOFF<15:1	>							_	0000
15:0	0574	OEE013	31:16	_	-	_	_	_	_	_		_	_	_	_	_	-	VOFF<	17:16>	0000
0578         0FF014         15:0         VOFF<15:1>         — 0000           057C         0FF015         31:16         — — — — — — — — — — VOFF<17:16>         0000           0580         0FF016         31:16         — — — — — — — — — — VOFF<17:16>         0000           0580         0FF016         31:16         — — — — — — — — — VOFF<17:16>         0000	0374	011013	15:0			•	•	•	•		VOFF<15:1	>	•	•	•	•		•	_	0000
15:0	0578	OFF014	31:16	_	_	_	_	_	_	_			_	_	_	_	_	VOFF<	17:16>	0000
057C	0076	OFF014	15:0								VOFF<15:1	>							_	0000
15:0 VOFF<15:1>	057C	OFF015		_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0580   OFF016	0070	OFF015	15:0								VOFF<15:1	>							_	0000
VOFF<15:1> — 0000	0580	OEE016	31:16		_		_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
	0360	0-1016	15:0								VOFF<15:1	>							_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
  - 2: This bit is not available on 64-pin devices.
  - 3: This bit is not available on devices without a CAN module.
  - 4: This bit is not available on 100-pin devices.
  - 5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
  - 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.
  - 7: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

m
õ
õ
ŏ
ō
ᅩ
4
0
$\sim$
Ш
ᅷ
ĸ
õ
ī
٠.
$\overline{}$
+
_

<b>TABLE 8-4:</b>	INTERRUPT REGISTER MAP	(CONTINUED)	

							<b>,</b>												
ress t)	<b>-</b> -	<u>e</u>								В	its								ts
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF048	31:16	_	-	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0600	OFF048	15:0					•			VOFF<15:1	>	•		•	•		•	_	0000
0604	OFF049	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0604	OFF049	15:0								VOFF<15:1	>							_	0000
0608	OFF050	31:16	_	-	_	_	_	_	-	_	1	_	_	_	_	_	VOFF<	17:16>	0000
0000	011000	15:0								VOFF<15:1	>							_	0000
0600	OFF051	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	011031	15:0								VOFF<15:1	>							_	0000
0610	OFF052	31:16	_	_	_	_	_	,	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0010	011002	15:0								VOFF<15:1	>							_	0000
0614	OFF053	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
	0000	15:0			1	1		1		VOFF<15:1	>			I	1	1	1	_	0000
0618	OFF054	31:16			_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0			1	ı		1		VOFF<15:1	>	1					1	_	0000
061C	OFF055	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0			1	1				VOFF<15:1									0000
0620	OFF056	31:16	_		_	_	_	— ·	_		_	_	_	_	_	_	VOFF<		0000
		15:0			1	1				VOFF<15:1	>								0000
0624	OFF057	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	VOFF<		0000
		15:0								VOFF<15:1							VOEE	— 17:10:	0000
062C	OFF059	31:16	_		_	_	_	_	_	— VOEE :45:4	_	_	_	_	_	_	VOFF<		0000
		15:0 31:16		_					_	VOFF<15:1	>	_	_		_	_	VOFF<	17:16>	0000
0630	OFF060	15:0			_	_	_	_	_	VOFF<15:1		_	_	_	_	_	VOFF		
		31:16	_	_					_	VOFF<15:1	_	_			_	_	VOFF<	17:16>	0000
0634	OFF061	15:0	_		_	_	_	_	_	VOFF<15:1		_	_	_	_	_	VOFF	17.16> —	0000
		31.16	_	_	_	_	_	_	_	VOFF \ 15.1	_	_	_	_	l _	_	VOFF<		0000
0638	OFF062	15:0					_			VOFF<15:1		_	_	_	_		VOIT	- -	0000
Legen				an Danet			d == 101 D===	et values are s			-								0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and **INV Registers"** for more information.
  - 2: This bit is not available on 64-pin devices.
  - This bit is not available on devices without a CAN module.
  - This bit is not available on 100-pin devices.
  - Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
  - Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.
  - The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

Ō
ő
0
0
0
<del>-</del>
4
$\sim$
吊
111
Ö
ā
õ
Œ
$\rightarrow$
$^{\circ}$
$\rightarrow$

<b>TABLE 8-4:</b>	INTERRUPT	REGISTER	MAP	(CONTINUED)

es		<u>o</u>								В	its								र्
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF212	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0090	OFF212	15:0								VOFF<15:1	>							_	0000
0904	OFF213	31:16	_	_	-	_	I	_	I	_		_	_	_	_	_	VOFF<	17:16>	0000
0094	OFF213	15:0								VOFF<15:1	>							_	0000
0000	OFF214	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0090	OFF214	15:0								VOFF<15:1	>							_	0000
0000	OFF215	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0090	OFF215	15:0								VOFF<15:1	>							_	0000
0000	OFF216	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
UOAU	OFF216	15:0								VOFF<15:1	>							_	0000
0044	OFF217	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
U0A4 (	OFF217	15:0								VOFF<15:1	>							_	0000
0040	OFF218	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
UOAO	OFF216	15:0								VOFF<15:1	>							_	0000
0000	OFF219	31:16	_	_	_	_	ı	_	1	_	_	_	_	_	_	_	VOFF<	17:16>	0000
UOAC	OFF219	15:0		•						VOFF<15:1	>	2	2	3	•	•	•	_	0000
0880	OFF220	31:16	_	_	1	_				_	1	_	_	_	_	_	VOFF<	17:16>	0000
ООВО	011220	15:0								VOFF<15:1	>							_	0000
0884	OFF221	31:16	_	_	-	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0004	OFFZZI	15:0								VOFF<15:1	>							_	0000
0888 (	OFF222	31:16	_	_	-	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
ООДО	011222	15:0								VOFF<15:1	>	•	•	•	•	•	•	_	0000
USBC (	OFF223	31:16	_			_				_	_	_	_	_	_	_	VOFF<	17:16>	0000
UDBC (	OFF223	15:0								VOFF<15:1	>							_	0000
0800	OFF224	31:16	_	_	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	OFF224	15:0								VOFF<15:1	>							_	0000
0004	OFF225	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0004	OFF225	15:0								VOFF<15:1	>							_	0000

Legend: Note 1: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- **INV Registers"** for more information. This bit is not available on 64-pin devices. 2:
  - This bit is not available on devices without a CAN module.
  - This bit is not available on 100-pin devices.
  - Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
  - Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.
  - The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and

#### REGISTER 12-2: UxOTGIE: USB OTG INTERRUPT ENABLE REGISTER ('x' = 1 AND 2)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	-	1	-	-	_	-	-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-		-	-	-	_	_	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7.0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE		VBUSVDIE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 IDIE: ID Interrupt Enable bit

1 = ID interrupt is enabled

0 = ID interrupt is disabled

bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit

1 = 1 millisecond timer interrupt is enabled0 = 1 millisecond timer interrupt is disabled

bit 5 LSTATEIE: Line State Interrupt Enable bit

1 = Line state interrupt is enabled

0 = Line state interrupt is disabled

bit 4 ACTVIE: Bus Activity Interrupt Enable bit

1 = ACTIVITY interrupt is enabled

0 = ACTIVITY interrupt is disabled

bit 3 SESVDIE: Session Valid Interrupt Enable bit

1 = Session valid interrupt is enabled

0 = Session valid interrupt is disabled

bit 2 SESENDIE: B-Session End Interrupt Enable bit

1 = B-session end interrupt is enabled

0 = B-session end interrupt is disabled

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVDIE: A-VBUS Valid Interrupt Enable bit

1 = A-VBUS valid interrupt is enabled

0 = A-VBUS valid interrupt is disabled

TABLE 13-15: PERIPHERAL PIN SELECT INPUT REGISTER MAP

SS										В	Bits								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1404	INT1R	31:16	_	_	_	_	_	_	_	_	_		_	_		_	_	_	0000
1404	IINTITIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT1F	R<3:0>		0000
1408	INT2R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1400	IIVIZIV	15:0	_	_	_	_	_	_	_	_	_		_	_		INT2F	R<3:0>		0000
140C	INT3R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1400	IIVIOIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT3F	R<3:0>		0000
1410	INT4R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1110		15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT4F	R<3:0>		0000
1418	T2CKR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
		15:0	_		_	_	_	_	_		_	_	_	_		T2CK	R<3:0>		0000
141C	141C T3CKR -	31:16	_		_	_		_	_				_	_	-	_	_	_	0000
		15:0	_		_	_		_	_				_	_		T3CK	R<3:0>		0000
1420	T4CKR	31:16	_	_	_	_		_	_	_	_		_	_	_	_	_	_	0000
20		15:0	_		_	_		_	_				_	_		T4CK	R<3:0>		0000
1424	T5CKR	31:16	_		_	_		_	_				_	_	-	_	_	_	0000
		15:0	_	_	_	_	_	_	_	-	_		_	_		T5CK	R<3:0>		0000
1428	T6CKR	31:16	_		_	_	_	_	_	-	_	_	_	_	1	_	_	_	0000
0		15:0	_		_	_		_	_				_	_		T6CK	R<3:0>		0000
142C	T7CKR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	ı	_	_	_	0000
0		15:0	_		_	_		_	_				_	_		T7CK	R<3:0>		0000
1430	T8CKR	31:16	_		_	_		_	_				_	_	-	_	_	_	0000
		15:0	_		_	_		_	_				_	_		T8CK	R<3:0>		0000
1434	T9CKR	31:16	_	_	_	_		_	_	_	_		_	_	_	_	_	_	0000
		15:0	_	_	_	_		_	_	_	_		_	_		T9CK	R<3:0>		0000
1438	IC1R	31:16	_	_	_	_		_	_	_	_		_	_	_	_	_	_	0000
		15:0				_		_								IC1R	<3:0>		0000
143C	IC2R	31:16	_	_		_		_	_				_	_	-	_	_	_	0000
00	10211	15:0	_	_	_	_	_	_	_	_	_	_	_	_		IC2R	<3:0>		0000
1440	IC3R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
5	10011	15:0		_	_	_	—	_	_	_	_	_	_	_		IC3R	<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

2: This register is not available on devices without a CAN module.

3: This register is only available on PIC32MKXXXGPEXXX devices.

TABLE 22-2: UART3 THROUGH UART6 REGISTER MAP (CONTINUED)

ssə.		ø								Ві	its								S
Virtual Address BF84_#	Register Name	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0.420	U6TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0A20	UUIAREG	15:0												0000					
0.420	U6RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OASU	UURAREG	15:0											0000						
8A40	U6BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_		BRG<	19:16>		0000
0A4U	UUDRG	15:0								BRG<	:15:0>								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1:This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

#### REGISTER 23-9: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	_	_	_	_	_	_	_	_				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	CS2a	CS1a			RADDR	~21·16>						
	RADDR23	RADDR22			KADDK	~21.10~						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	RCS2	RCS1			DADDE	2/12:05						
	RADDR15 RADDR14 RADDR<13:8>											
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
				RADDR<	7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23 CS2a: Chip Select 2a bit

This bit is only valid when the CSF<1:0> bits = 10 or 01.

1 = Chip Select 2a is active0 = Chip Select 2a is inactive

bit 23 RADDR<23>: Target Address bit 23

This bit is only valid when the CSF<1:0> bits = 00 and the EXADR bit = 1 and the DUALBUF bit = 1.

bit 22 CS1a: Chip Select 1a bit

This bit is only valid when the CSF<1:0> bits = 10.

1 = Chip Select 1a is active0 = Chip Select 1a is inactive

bit 22 RADDR<22>: Target Address bit 22

This bit is only valid when the CSF<1:0> bits = 00 and the EXADR bit = 1 and the DUALBUF bit = 1.

bit 21-16 RADDR<21:16>: Address bits

This bit is only valid when the EXADR bit = 1 and the DUALBUF bit = 1.

bit 15 RCS2: Chip Select 2 bit

This bit is only valid when the CSF<1:0> bits = 10 or 01.

1 = Chip Select 2 is active

0 = Chip Select 2 is inactive (RADDR15 function is selected)

bit 15 RADDR<15>: Target Address bit 15

This bit is only valid when the CSF<1:0> bits = 00.

bit 14 RCS1: Chip Select 1 bit

This bit is only valid when the CSF<1:0> bits = 10.

1 = Chip Select 1 is active

0 = Chip Select 1 is inactive (RADDR14 function is selected)

bit 14 RADDR<14>: Target Address bit 14

This bit is only valid when the CSF<1:0> bits = 00 or 01.

bit 13-0 RADDR<13:0>: Address bits

**Note:** This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

# 24.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).


The RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

The following are key features of the RTCC module:

- · Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period

- · Provides calendar: Weekday, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month, and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- · Year range: 2000 to 2099
- Leap year correction
- · BCD format for smaller firmware overhead
- · Optimized for long-term battery operation
- · Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- Calibrates up to 260 ppm of crystal error
- Uses external 32.768 kHz crystal or 32 kHz internal oscillator
- Alarm pulse, seconds clock, or internal clock output on RTCC pin (not in VBAT power domain, requires VDD)

#### FIGURE 24-1: RTCC BLOCK DIAGRAM



#### REGISTER 26-7: CxRXOVF: CAN RECEIVE FIFO OVERFLOW STATUS REGISTER ('x' = 1-4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
13.6	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 RXOVF<15:0>: FIFOx Receive Overflow Interrupt Pending bit

1 = FIFO has overflowed0 = FIFO has not overflowed

#### REGISTER 26-8: CxTMR: CAN TIMER REGISTER ('x' = 1-4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				CANTS<	:15:8>			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10				CANTS	<7:0>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CANTSPR	E<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CANTSPF	RE<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CANTS<15:0>: CAN Time Stamp Timer bits

This is a free-running timer that increments every CANTSPRE system clocks when the CANCAP bit (CxCON<20>) is set.

**Note 1:** CxTMR will be paused when CANCAP = 0.

**2:** The CxTMR prescaler count will be reset on any write to CxTMR (CANTSPRE will be unaffected).

#### REGISTER 26-12: CxFLTCON2: CAN FILTER CONTROL REGISTER 2 ('x' = 1-4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	FLTEN11	MSEL1	1<1:0>		F	SEL11<4:0>		
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	FLTEN10	MSEL1	0<1:0>		F	SEL10<4:0>		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
13.6	FLTEN9	MSEL	9<1:0>		F	SEL9<4:0>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	FLTEN8	MSEL	8<1:0>		F	SEL8<4:0>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN11: Filter 11 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL11<1:0>: Filter 11 Mask Select bits

11 = Reserved

10 = Acceptance Mask 2 is selected

01 = Acceptance Mask 1 is selected

00 = Acceptance Mask 0 is selected

bit 28-24 FSEL11<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

.

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN10: Filter 10 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL10<1:0>: Filter 10 Mask Select bits

11 = Reserved

10 = Acceptance Mask 2 is selected

01 = Acceptance Mask 1 is selected

00 = Acceptance Mask 0 is selected

bit 20-16 FSEL10<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

## REGISTER 26-16: CxFIFOCONn: CAN FIFO CONTROL REGISTER 'n' ('x' = 1-4;'n' = 0 THROUGH 15)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_		_	_	_	_	_
22:46	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	_	-		I	FSIZE<4:0> <sup>(1</sup>	)	
15.0	U-0	S/HC-0	S/HC-0	R/W-0	U-0	U-0	U-0	U-0
15:8	_	FRESET	UINC	DONLY <sup>(1)</sup>	_	_	_	_
7:0	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	TXEN	TXABAT <sup>(2)</sup>	TXLARB <sup>(3)</sup>	TXERR <sup>(3)</sup>	TXREQ	RTREN	TXPR	<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-21 **Unimplemented:** Read as '0' bit 20-16 **FSIZE<4:0>:** FIFO Size bits<sup>(1)</sup>

11111 = FIFO is 32 messages deep

•

•

00010 = FIFO is 3 messages deep 00001 = FIFO is 2 messages deep

00000 = FIFO is 1 message deep

bit 15 Unimplemented: Read as '0'

bit 14 FRESET: FIFO Reset bits

1 = FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user should poll whether this bit is clear before taking any action.

0 = No effect

bit 13 **UINC:** Increment Head/Tail bit

TXEN = 1: (FIFO configured as a Transmit FIFO)

When this bit is set the FIFO head will increment by a single message

TXEN = 0: (FIFO configured as a Receive FIFO)

When this bit is set the FIFO tail will increment by a single message

bit 12 **DONLY:** Store Message Data Only bit<sup>(1)</sup>

TXEN = 1: (FIFO configured as a Transmit FIFO)

This bit is not used and has no effect.

TXEN = 0: (FIFO configured as a Receive FIFO)

1 = Only data bytes will be stored in the FIFO

0 = Full message is stored, including identifier

bit 11-8 Unimplemented: Read as '0'

**Note 1:** These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CxCON<23:21>) = 100).

- 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
- 3: This bit is reset on any read of this register or when the FIFO is reset.

#### REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

bit 25 EDG2STAT: Edge 2 Status bit

Indicates the status of Edge 2 and can be written to control edge source

1 = Edge 2 has occurred

0 = Edge 2 has not occurred

bit 24 EDG1STAT: Edge 1 Status bit

Indicates the status of Edge 1 and can be written to control edge source

1 = Edge 1 has occurred

0 = Edge 1 has not occurred

bit 23 EDG2MOD: Edge 2 Edge Sampling Select bit

1 = Input is edge-sensitive

0 = Input is level-sensitive

bit 22 EDG2POL: Edge 2 Polarity Select bit

1 = Edge 2 programmed for a positive edge response

0 = Edge 2 programmed for a negative edge response

bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits

1111 = C5OUT Capture Event is selected

1110 = C4OUT pin is selected

1101 = C1OUT pin is selected

1100 = IC6 Capture Event is selected

1011 = IC5 Capture Event is selected

1010 = IC4 Capture Event is selected

1001 = IC3 pin is selected

1000 = IC2 pin is selected

0111 = IC1 pin is selected

0110 = OC4 pin is selected

0101 = OC3 pin is selected

0100 = OC2 pin is selected

0011 = CTED1 pin is selected

0010 = CTED2 pin is selected

0001 = OC1 Compare Event is selected

0000 = Timer1 Event is selected

bit 17-16 Unimplemented: Read as '0'

bit 15 ON: ON Enable bit

1 = Module is enabled

0 = Module is disabled

bit 14 Unimplemented: Read as '0'

bit 13 **CTMUSIDL:** Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1101' to select C1OUT.
  - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
  - 3: Refer to the CTMU Current Source Specifications (Table 36-43) in **Section 36.0 "Electrical Characteristics"** for current values.
  - 4: This bit setting is not available for the CTMU temperature diode.
  - **5:** For CTMU temperature measurements on this range, ADC sampling time  $\geq$  1.6  $\mu$ s.
  - **6:** For CTMU temperature measurements on this range, ADC sampling time ≥ 300 ns.

<b>TABLE 31-1:</b>	MCPWM REGISTER	MAP (CONTINUED)
--------------------	----------------	-----------------

ess										Bits									"
Virtual Address (BF82_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A670	CAP6	31:16	_	_		_	_	_	_			_	_	_	_		_	_	0000
		15:0								CAP<15	5:0>								0000
A680	LEBCON6	31:16	_	-	_	_	_	_	_	_	_	_		_	1	-	_	_	0000
		15:0	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_	_	_	_	-	_	_	_	0000
A690	LEBDLY6	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_				•		LEB	<11:0>				•	•	0000
A6A0	AUXCON6	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_	_	_		CHOPS	EL<3:0>		CHOPHEN	CHOPLEN	0000
A6B0	PTMR6	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0				•	•			TMR<15	5:0>	•					•	•	0000
A6C0	PWMCON7	31:16	FLTIF	CLIF	TRGIF	PWMLIF	PWMHIF	_	_	_	FLTIEN	CLIEN	TRGIEN	<b>PWMLIEN</b>	PWMHIEN	_	_	_	0000
		15:0	FLTSTAT	CLTSTAT	_	_	ECAM	<1:0>	ITB	_	DTC•	<1:0>	DTCP	PTDIR	MTBS	_	XPRES	_	0000
A6D0	IOCON7	31:16	_	_		CLSR	C<3:0>		CLPOL	CLMOD	_		FLTS	RC<3:0>		FLTPOL	FLTMO	D<1:0>	0078
		15:0	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	AT<1:0>	CLDAT	<1:0>	SWAP	OSYNC	0000
A6E0	PDC7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0						ı		PDC<15	5:0>								0000
A6F0	SDC7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0						ı		SDC<15	5:0>								0000
A700	PHASE7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								PHASE<	15:0>								0000
A710	DTR7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								DTR<15	5:0>								0000
A720	ALTDTR7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								ALTDTR<	15:0>								0000
A730	DTCOMP7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_							COMP-	<13:0>							0000
A740	TRIG7	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								TRGCMP<	<15:0>								0000
A750	TRGCON7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		TRGDIV	/<3:0>		TRGSE	1 <1:0>	STRGSI	I FI <1:0>	DTM	STRGIS		_	_		_	_	0000
A760	STRIG7	31:16	_	—	_	_	_	I —	_		_	_	_	_			_	_	0000
00		15:0								L STRGCMP	<15:0>								0000
A770	CAP7	31:16		_	_		_	_				_	_	_	_	_	_	_	0000
13110	0,41	15:0				_	_			CAP<15	:·0>		_					_	0000
Legen	l		mented: rea							OAF > 10	,.u-								0000

'—' = unimplemented; read as '0'. Legend:

TABLE 32-1: POWER-SAVING MODES REGISTER SUMMARY

SSS										i	Bits								5
Virtual Address (BF8C_#)	Register Name <sup>(2)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets <sup>(1)</sup>
0240	DSGPR13	31:16		<u>.                                    </u>		l		D.	eep Sleer	Persistent G	eneral Pur	ose bits <	31:16>	l				1	0000
		15:0								p Persistent G									0000
0244	DSGPR14	31:16						De	eep Sleep	Persistent G	eneral Purp	ose bits <	31:16>						0000
		15:0								p Persistent G									0000
0248	DSGPR15	31:16		Deep Sleep Persistent General Purpose bits <31:16>  Deep Sleep Persistent General Purpose bits <15:0>  Deep Sleep Persistent Constal Purpose bits <21:16>															0000
		15:0		Deep Sleep Persistent General Purpose bits <15:0>															0000
024C	DSGPR16	31:16		Deep Sleep Persistent General Purpose bits <15:0>  Deep Sleep Persistent General Purpose bits <31:16>															0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
0250	DSGPR17	31:16						D	eep Sleep	Persistent G	eneral Purp	ose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	<15:0>						0000
0254	DSGPR18	31:16						D	eep Sleep	Persistent G	eneral Purp	ose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
0258	DSGPR19	31:16						D	eep Sleep	Persistent G	eneral Purp	ose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	:15:0>						0000
025C	DSGPR20	31:16						De	eep Sleep	Persistent G	eneral Purp	oose bits <	31:16>						0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	<15:0>						0000
0260	DSGPR21	31:16								Persistent G									0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	<15:0>						0000
0264	DSGPR22	31:16								Persistent G									0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	<15:0>						0000
0268	DSGPR23	31:16						D	eep Sleep	Persistent G	eneral Purp	oose bits <	31:16>						0000
		15:0								p Persistent G									0000
026C	DSGPR24	31:16								Persistent G									0000
		15:0								p Persistent G		•							0000
0270	DSGPR25	31:16								Persistent G									0000
		15:0								p Persistent G		•							0000
0274	DSGPR26	31:16								Persistent G									0000
		15:0								p Persistent G									0000
0278	DSGPR27	31:16								Persistent G									0000
		15:0								p Persistent G									0000
027C	DSGPR28	31:16								Persistent G									0000
		15:0						D	eep Slee	p Persistent G	eneral Pur	pose bits <	<15:0>						0000

Note 1: The DSGPR0 register is persistent in all device modes of operation.

The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice. In addition, to ensure the write is successful, these registers must be written twice consecutively, back-to-back with the same value, and no interrupts in between the writes.

#### REGISTER 32-1: DSCON: DEEP SLEEP CONTROL REGISTER(3)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	-	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	HC, R/W-y	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
15:8	DSEN <sup>(1)</sup>	_	DSGPREN	RTCDIS	_	_	_	RTCCWDIS
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
7:0	_	_		_	_	_	DSBOR <sup>(2)</sup>	RELEASE

Legend:HC = Hardware Clearedy = Value set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **DSEN:** Deep Sleep Enable bit<sup>(1)</sup>

1 = Deep Sleep mode is entered on a WAIT command

0 = Sleep mode is entered on a WAIT command

bit 14 Unimplemented: Read as '0'

bit 13 DSGPREN: General Purpose Registers Enable bit

1 = General purpose register retention is enabled in Deep Sleep mode

0 = No general purpose register retention in Deep Sleep mode

bit 12 RTCDIS: RTCC Module Disable bit

1 = RTCC module is not enabled

0 = RTCC module is enabled

bit 11-9 Unimplemented: Read as '0'

bit 8 RTCCWDIS: RTCC Wake-up Disable bit

1 = Wake-up from RTCC is disabled

0 = Wake-up from RTCC is enabled

bit 7-2 Unimplemented: Read as '0'

bit 1 **DSBOR:** Deep Sleep BOR Event Status bit<sup>(2)</sup>

1 = DSBOREN was enabled and VDD dropped below the DSBOR threshold during Deep Sleep<sup>(2)</sup>

0 = DSBOREN was disabled, or VDD did not drop below the DSBOR threshold during Deep Sleep

bit 0 RELEASE: I/O Pin State Release bit

1 = Upon waking from Deep Sleep, the I/O pins maintain their previous states

0 = Release I/O pins and allow their respective TRIS and LAT bits to control their states

Note 1: To enter Deep Sleep mode, Sleep mode must be executed after setting the DSEN bit.

2: Unlike all other events, a Deep Sleep Brown-out Reset (BOR) event will not cause a wake-up from Deep Sleep mode; this bit is present only as a status bit.

3: The DSCON<RELEASE> must be cleared after waking from deep sleep to write to the DSWAKE register.

**Note:** To ensure a successful write, this register must be written twice consecutively, back-to-back with the same value, and no interrupts in between the writes.

#### 33.2 Registers

#### TABLE 33-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

	<u> </u>					11 100117				-									
ess		o l								Bit	s								ω,
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
2500	DEVCFG3	31:16	FVBUSIO1	FUSBIDIO1	IOL1WAY	PMDL1WAY	PGL1WAY	_	_	_	FVBUSIO2	FUSBIDIO2	_	PWMLOCK	_	_	_	_	xxxx
3500	DEVCEGS	15:0								USERID	<15:0>								xxxx
3FC4	DEVCFG2										0>	xxxx							
	3FC4   DEVCFG2 _ 1			•		FPL	LMULT<6:0	>			FPLLICLK	F	PLLRNG<2:0	)>	_	F	PLLIDIV<2:0	)>	xxxx
3500	DEVCFG1	31:16	FDMTEN		[	OMTCNT<4:0	>		FWDTWI	NSZ<1:0>	FWDTEN	WINDIS	WDTSPGM		٧	VDTPS<4:0	>		xxxx
31-00	DEVOFGT	15:0	FCKS	M<1:0>	_	-	_	OSCIOFNC	POSCM	OD<1:0>	IESO	FSOSCEN	DI	MTINTV<2:0>	>	F	NOSC<2:0	>	xxxx
3FCC	DEVCFG0	31:16	_	EJTAGBEN	ı	-	ı	ı	_	-	_	_	POSC BOOST	POSCGA	IN<1:0>	SOSC BOOST	SOSCG	AIN<1:0>	xxxx
		15:0	SMCLR	D	BGPER<2:0	)>	_	FSLEEP	_	-	_	BOOTISA	TRCEN	ICESEL	.<1:0>	JTAGEN	DEBU	G<1:0>	xxxx
3FDC	DEVCP	31:16	_	_	_	CP	_	_	_		_	_	_	_	_	_	_	_	xxxx
Ji DC	DLVCF	15:0	_	_	_	_	_	_			_	_	_	_	_	_	_	_	xxxx
3FFC	DEVSIGN	31:16	0	_	_	_	_	_			_	_	_	_	_	_	_	_	xxxx
oi LO	FECT DEVSIGN ——	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx

x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal. Legend:

### TABLE 33-2: DEVICE ID, REVISION, AND CONFIGURATION SUMMARY

SSS				·							Bits								í í
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets <sup>(2)</sup>
0000	CFGCON	31:16													0000				
0000	CFGCON	15:0	IOLOCK PMDLOCK PGLOCK IOANCPEN JTAGEN TROEN - TDOEN 000												000B				
0020	DEVID	31:16		VER<	:3:0>							DEVII	D<27:16>						xxxx
0020	DEVID	15:0								DE	VID<15:0>								xxxx
0030	SYSKEY	31:16								eve	SKEY<31:0>								0000
0030	STORET	15:0								313	SKE1<31.0>								0000
00E0	CFGPG	31:16	:16 CAN4PG<1:0> - CAN3PG<1:0> 00											0000					
0000	CFGFG	15:0	CAN2P	G<1:0>	CAN1	PG<1:0>	USB2F	PG<1:0>	USB1P	G<1:0>	_	_	DMAP	G<1:0>	_	_	CPUPO	G<1:0>	0000
0110	CFGCON2	31:16	_	_	_	_	_	_	_	_	_	_	_	ENPGA5	_	ENPGA3	ENPGA2	ENPGA1	0000
0110	CEGCONZ	15:0	_	_	_	_	_	_	_	_				EEWS	<7:0>				0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Note

This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information. 1: 2:

Reset values are dependent on the specific device. This register is not available on 64-pin devices.

#### **REGISTER 33-10: DEVID: DEVICE AND REVISION ID REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R	R	R	R	R	R	R	R	
	VER<3:0> <sup>(1)</sup>				DEVID<27:24> <sup>(1)</sup>				
23:16	R	R	R	R	R	R	R	R	
	DEVID<23:16> <sup>(1)</sup>								
15:8	R	R	R	R	R	R	R	R	
	DEVID<15:8> <sup>(1)</sup>								
7:0	R	R	R	R	R	R	R	R	
	DEVID<7:0> <sup>(1)</sup>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 **VER<3:0>:** Revision Identifier bits<sup>(1)</sup>

bit 27-0 **DEVID<27:0>:** Device ID<sup>(1)</sup>

Note 1: See the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

#### REGISTER 33-11: DEVADCx: DEVICE ADC CALIBRATION REGISTER 'x' ('x' = 0-5, 7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R	R	R	R	R	R	R	R		
	ADCAL<31:24>									
23:16	R	R	R	R	R	R	R	R		
23.10	ADCAL<23:16>									
15:8	R	R	R	R	R	R	R	R		
	ADCAL<15:8>									
7:0	R	R	R	R	R	R	R	R		
	ADCAL<7:0>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 ADCAL<31:0>: Calibration Data for the ADC Module bits

Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory programmed DEVADCx Flash locations starting at 0xBFC45000 into the ADCxCFG registers starting at 0xBF887D00, respectively. Refer to **25.0** "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" for more information.