

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

2 0 0 0 0 0	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	48
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 26x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk1024gpd064-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin N	umber												
Pin Name	100-pin TQFP	64-pin QFN/ TQFP	Pin Type	Buffer Type	Description									
	Timer1 through Timer9													
T1CK	51	33	I	ST	Timer1 External Clock Input									
T2CK	PPS	PPS	I	ST	Timer2 External Clock Input									
T3CK	PPS	PPS	I	ST	Timer3 External Clock Input									
T4CK	PPS	PPS	I	ST	Timer4 External Clock Input									
T5CK	PPS	PPS	I	ST	Timer5 External Clock Input									
T6CK	PPS	PPS	I	ST	Timer6 External Clock Input									
T7CK	PPS	PPS	I	ST	Timer7 External Clock Input									
T8CK	PPS	PPS	I	ST	Timer8 External Clock Input									
T9CK	PPS	PPS	I	ST	Timer9 External Clock Input									
				Real-1	Time Clock and Calendar									
RTCC	27	18	0	—	Real-Time Clock Alarm/Seconds Output (not in VBAT power domain, requires VDD									
Legend:	CMOS = CM ST = Schmi		iput with (CMOS level	5 5 1									

TABLE 1-9: TIMER1 THROUGH TIMER9 AND RTCC PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

O = Output PPS = Peripheral Pin Select

2.4 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICETM.

For additional information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- *"Using MPLAB[®] ICD 3"* (poster) DS50001765
- "MPLAB[®] ICD 3 Design Advisory" DS50001764
- "MPLAB[®] REAL ICE[™] In-Circuit Debugger User's Guide" DS50001616
- *"Using MPLAB[®] REAL ICE™ Emulator"* (poster) DS50001749

2.5 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

2.6 Trace


When present on select pin counts, the trace pins can be connected to a hardware trace-enabled programmer to provide a compressed real-time instruction trace. When used for trace, the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

2.7 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



Register Number	Register Name	Function
15	PRID	Processor identification and revision
	Ebase	Exception base address of exception vectors.
	CDMMBase	Common device memory map base.
16	Config	Configuration register.
	Config1	Configuration register 1.
	Config2	Configuration register 2.
	Config3	Configuration register 3.
	Config4	Configuration register 4.
	Config5	Configuration register 5.
	Config7	Configuration register 7.
17	Reserved	Reserved in the PIC32MK GP Family core.
18	Reserved	Reserved in the PIC32MK GP Family core.
19	Reserved	Reserved in the PIC32MK GP Family core.
20-22	Reserved	Reserved in the PIC32MK GP Family core.
23	Debug	EJTAG debug register.
	TraceControl	EJTAG trace control.
	TraceControl2	EJTAG trace control 2.
	UserTraceData1	EJTAG user trace data 1 register.
	TraceBPC	EJTAG trace breakpoint register.
	Debug2	Debug control/exception status 1.
24	DEPC	Program counter at last debug exception.
	UserTraceData2	EJTAG user trace data 2 register.
25	PerfCtl0	Performance counter 0 control.
	PerfCnt0	Performance counter 0.
	PerfCtl1	Performance counter 1 control.
	PerfCnt1	Performance counter 1.
26	Reserved	Reserved in the PIC32MK GP Family core.
27	Reserved	Reserved in the PIC32MK GP Family core.
28	Reserved	Reserved in the PIC32MK GP Family core.
29	Reserved	Reserved in the PIC32MK GP Family core.
30	ErrorEPC	Program counter at last error exception.
31	DeSave	Debug exception save.

TABLE 3-3:	COPROCESSOR 0 REGISTERS	(CONTINUED)
	SOL ROOLOGON O REGIONERIO	

TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)

ress)	r L	e								В	lits								ş
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF063	31:16	_	—	—	_	_	—		—	—	—	—	—		—	VOFF<	17:16>	0000
0000		15:0								VOFF<15:1	>						I	—	0000
0640	OFF064	31:16	—	_	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
00.0		15:0								VOFF<15:1	>			-			-	—	0000
0644	OFF065	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>						1	—	0000
0648	OFF066	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>						1	—	0000
064C	OFF067	31:16		_	<u> </u>	_	—	_	_	—			—	—		_	VOFF<	17:16>	0000
		15:0								VOFF<15:1							1	_	0000
0650	OFF068	31:16		_	—	—	—	—	—	—		—	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1				-			1	—	0000
0654	OFF069	31:16	—	_	—	—	—	—	—	_	_	_	—	—	—	—	VOFF<	17:16>	0000
		15:0			1					VOFF<15:1	1	1	i	i	1	i	i	—	0000
0658	OFF070	31:16	—		—	—	—	_	—	—		_	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1								—	0000
065C	OFF071	31:16	_	_	_	—	—	_	_		—	_	—	—	_	—	VOFF<		0000
		15:0								VOFF<15:1								—	0000
0660	OFF072	31:16	_	_		—	—		—		—		—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1								-	0000
0664	OFF073	31:16	_	_	—	_	—	—	_		—	—	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1							1/055	-	0000
0668	OFF074	31:16	—	_		—	—		—		—		—	—	—	—	VOFF<	1	0000
		15:0								VOFF<15:1								-	0000
066C	OFF075	31:16		_		—	—	—	_		—		—	—	—	—	VOFF<		0000
		15:0								VOFF<15:1	-							-	0000
0670	OFF076	31:16	—	_	—	—	—	—	—		_	—	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>							—	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

2: This bit is not available on 64-pin devices.

3: This bit is not available on devices without a CAN module.

4: This bit is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.

7: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)

ress t)	-	e								В	its								ţ
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF154	31:16	—	_	—	_	_	_	_	—	—	—	—	—	_	—	VOFF<	17:16>	0000
01710		15:0								VOFF<15:1	>						I	—	0000
07AC	OFF155	31:16	_	_	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0.7.10		15:0								VOFF<15:1	>						I	—	0000
07B0	OFF156	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>						1	—	0000
07B4	OFF157	31:16	_	_	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>						1	—	0000
07B8	OFF158	31:16		_	_	—	_	_	_	_	_	_		_		_	VOFF<	17:16>	0000
		15:0								VOFF<15:1							1	—	0000
07BC	OFF159	31:16	—		—	—	_	—	—	—	—	—		—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>							—	0000
07C0	OFF160	31:16	—		—	—	_	—	—	—	—	—		—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>	i	1	i	i	i	i	—	0000
07C4	OFF161	31:16		_	_	—	_	_	_	_	_	_		_		_	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>						1	—	0000
07C8	OFF162	31:16	—		—	—	_	—	—	—	—	—		—	—	—	VOFF<	17:16>	0000
		15:0								VOFF<15:1							1	—	0000
07D0	OFF164	31:16	—	_	_		_	—		_	_				—		VOFF<	17:16>	0000
		15:0								VOFF<15:1	>								0000
07D4	OFF165	31:16	—	—	—	_	_	—			_		_		—		VOFF<	17:16>	0000
-		15:0								VOFF<15:1	>						I	—	0000
07D8	OFF166	31:16	_	_	—	—	—	—	—	—	—	—			_		VOFF<	17:16>	0000
0.00		15:0								VOFF<15:1	>						1	—	0000
07DC	OFF167	31:16	—	—	—	—	—	—	—	—	—	—	_	—	—	—	VOFF<	17:16>	0000
0,00		15:0								VOFF<15:1	>							—	0000
07E0	OFF168	31:16	—	—	—	—	—	—	—	—	—	—	_	—	—	—	VOFF<	17:16>	0000
5720	511 100	15:0								VOFF<15:1	>							—	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

2: This bit is not available on 64-pin devices.

3: This bit is not available on devices without a CAN module.

4: This bit is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.

7: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	—	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	-	—	-	-	_
45.0	R/W-1	U-0	U-0	U-0	R-1	U-0	U-0	U-0
15:8	0N ⁽¹⁾	_	_	_	PBDIVRDY	-	_	_
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1 ⁽²⁾
7:0					PBDIV<6:0>			

REGISTER 9-7: PBxDIV: PERIPHERAL BUS 'x' CLOCK DIVISOR CONTROL REGISTER ('x' = 1-7)

Legend:

5			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Peripheral Bus 'x' Output Clock Enable bit⁽¹⁾
 - 1 = Output clock is enabled
 - 0 = Output clock is disabled
- bit 14-12 Unimplemented: Read as '0'

bit 11 **PBDIVRDY:** Peripheral Bus 'x' Clock Divisor Ready bit

- 1 = Clock divisor logic is not switching divisors and the PBxDIV<6:0> bits may be written
- 0 = Clock divisor logic is currently switching values and the PBxDIV<6:0> bits cannot be written

bit 10-7 Unimplemented: Read as '0'

bit 6-0 **PBDIV<6:0>:** Peripheral Bus 'x' Clock Divisor Control bits 1111111 = PBCLKx is SYSCLK divided by 128 1111110 = PBCLKx is SYSCLK divided by 127

- .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .<
- **Note 1:** The clock for Peripheral Bus 1 and Peripheral Bus 7 cannot be turned off. Therefore, the ON bit in the PB1DIV register and the PB7DIV register cannot be written as a '0'.
 - 2: The default value for CPU clock PB7DIV Lsb = 0, where PB7CLK = SYSCLK (PB7DIV is read-only).

Note: Writes to this register require an unlock sequence. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

REGISTER 12-8: UXEIR: USB ERROR INTERRUPT STATUS REGISTER ('x' = 1 AND 2)

- bit 1 CRC5EF: CRC5 Host Error Flag bit⁽⁴⁾
 - 1 = Token packet rejected due to CRC5 error
 - 0 = Token packet accepted
 - EOFEF: EOF Error Flag bit^(3,5)
 - 1 = EOF error condition detected
 - 0 = No EOF error condition
- bit 0 PIDEF: PID Check Failure Flag bit
 - 1 = PID check failed
 - 0 = PID check passed
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - **2:** This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

TABLE 13-16: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

ss										B	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
16D0	RPD4R	31:16 15:0					_						_	_	— F	— RPD4R<4:0	-	-	0000
16D4	RPD5R	31:16 15:0	_	_			_	_	_	_			_	—			—	—	0000
16D8	RPD6R	31:16 15:0	_										_	_	—	— RPD6R<4:0	_	_	0000
1700	RPE0R	31:16 15:0											_		F	— RPE0R<4:0	-	—	0000
1704	RPE1R	31:16 15:0	_										_	-	— F	— RPE1R<4:0	-	_	0000
1738	RPE14R	31:16 15:0											_	_	—	— PF14R<4:(>	-	0000
173C	RPE15R	31:16 15:0		_			_	_	_	_			_	_	R	— PE15R<4:()>	_	0000
1740	RPF0R	31:16 15:0											_	-	—F	— RPF0R<4:0	-	_	0000
1744	RPF1R	31:16 15:0											_	-	—F	— RPF1R<4:0	-	—	0000
1780	RPG0R	31:16 15:0	-										_	_	— F	— RPG0R<4:0	-	—	0000
1784	RPG1R	31:16 15:0	-								-		_	-	— F	— RPG1R<4:0	-	—	0000
1798	RPG6R	31:16 15:0												-	— F	— RPG6R<4:0	-	—	0000
179C	RPG7R	31:16 15:0	-										_	_	— F	— RPG7R<4:0	-	—	0000
17A0	RPG8R	31:16 15:0	-										_		— F	— RPG8R<4:0	-	—	0000
17A4	RPG9R	31:16 15:0	_										_	_	— F	— RPG9R<4:0	-	—	0000
17B0	RPG12R	31:16 15:0	_	—	_	_	_	—	—	_	_	_	_		— R	— PG12R<4:()>	—	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	—	_	—	-	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	_	—	_	_	-	—
15:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	—	_	—	_	—	-	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	_		pin name	P]R<3:0>	

REGISTER 13-1: [*pin name*]R: **PERIPHERAL PIN SELECT INPUT REGISTER**

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-4 Unimplemented: Read as '0'

bit 3-0 [*pin name*]R<3:0>: Peripheral Pin Select Input bits Where [*pin name*] refers to the pins that are used to configure peripheral input mapping. See Table 13-1 for input pin selection values.

Note: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

REGISTER 13-2: RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	_	_	—	_		-	—			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	—	_	—	—	_	_	-	—			
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15:8	—	_	_	—	_			—			
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	_	_	_	RPnR<4:0>							

Legend:

R = Readable bit	= Readable bit W = Writable bit		ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-5 Unimplemented: Read as '0'

bit 4-0 **RPnR<4:0>:** Peripheral Pin Select Output bits See Table 13-2 for output pin selection values.

Note: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

Timer2-Timer9 Control Registers 15.2

TIMER2 THROUGH TIMER9 REGISTER MAP

Virtual Address (BF82_#) Bits Register Name⁽¹⁾ Bit Range 30/14 28/12 31/15 29/13 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 31:16 0000 _ _ _ _ _ _ _ _ _ _ 0200 T2CON 15:0 ON SIDL SYNC TGATE TCKPS<2:0> T32 _ _ _ _ _ _ TCS _ 0000 31:16 TMR2<31:16> 0000 TMR2 0210 15:0 TMR2<15:0> 0000 31:16 PR2<31:16> FFFF 0220 PR2 15:0 PR2<15:0> FFFF 31:16 _ 0000 _ _ 0400 T3CON 15:0 ON SIDL SYNC TCKPS<2:0> T32 TCS _ _ _ _ _ TGATE _ _ 0000 TMR3<31:16> 31:16 0000 0410 TMR3 15:0 TMR3<15:0> 0000 31:16 PR3<31:16> FFFF 0420 PR3 15:0 PR3<15:0> FFFF 31:16 0000 0600 T4CON 15:0 ON ___ SIDL _ _ SYNC TGATE TCKPS<2:0> T32 TCS _ 0000 _ _ 31:16 TMR4<31:16> 0000 TMR4 0610 15:0 TMR4<15:0> 0000 31:16 PR4<31:16> FFFF 0620 PR4 PR4<15:0> 15:0 FFFF 31:16 _ 0000 _ _ _ _ _ _ _ _ _ _ _ _ _ _ 0800 T5CON 15:0 ON SIDL SYNC TGATE TCKPS<2:0> T32 TCS _ 0000 _ ____ _ 31:16 TMR5<31:16> 0000 TMR5 0810 15:0 TMR5<15:0> 0000 31:16 PR5<31:16> FFFF 0820 PR5 15:0 PR5<15:0> FFFF 31:16 _ _ _ _ _ _ _ _ _ _ 0000 T6CON 0A00 15:0 ON SIDL SYNC TGATE TCKPS<2:0> T32 TCS _ ____ ____ _ ____ ____ _ 0000 31:16 TMR6<31:16> 0000 0A10 TMR6 15:0 TMR6<15:0> 0000 31:16 PR6<31:16> FFFF 0A20 PR6 15:0 PR6<15:0> FFFF 31:16 _ _ _ _ _ _ _ _ _ _ _ _ _ _ ____ _ 0000 0C00 T7CON 15:0 ON SIDL SYNC TGATE TCKPS<2:0> T32 TCS 0000 ____ ____ _ _ ____ ____ _

PIC32MK

GP/MC

Family

All Resets

TABLE 15-1:

0

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more Note 1: information.

TABLE 25-2: ADC REGISTER MAP (CONTINUED)

		e								Bit	s								s
Virtual Address	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
7100	ADCCMPEN2	31:16	_	_	—	—	CMPE27	CMPE26	CMPE25	CMPE24	CMPE23(1)	CMPE22 ⁽¹⁾	CMPE21(1)	CMPE20 ⁽¹⁾	CMPE19	CMPE18	CMPE17	CMPE16	000
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	000
7110	ADCCMP2	31:16								DCMPH	<15:0>								00
		15:0								DCMPLC	<15:0>								00
7120	ADCCMPEN3	31:16	—	_	_	_	CMPE27	CMPE26	CMPE25	CMPE24	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19	CMPE18	CMPE17	CMPE16	00
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	00
7130	ADCCMP3	31:16								DCMPHI	<15:0>								00
		15:0								DCMPLC	<15:0>								00
7140	ADCCMPEN4	31:16	—	_	—	-	CMPE27	CMPE26	CMPE25	CMPE24	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19	CMPE18	CMPE17	CMPE16	00
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	00
7150	ADCCMP4	31:16								DCMPHI	<15:0>								00
		15:0					DCMPLO<15:0>							0					
'1A0	ADCFLTR1	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0> AFGIEN AFRDY CI					CHNLID<4:0>			0 (
		15:0					FLTRDATA<15:0>								0				
71B0	ADCFLTR2	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0> AFGIEN AFRDY					_		C	CHNLID<4:0>			0	
		15:0								FLTRDAT	٩<15:0>								00
71C0	ADCFLTR3	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0> AFGIEN AFRDY				—	—	—		C	CHNLID<4:0>			0
		15:0								FLTRDAT	٩<15:0>								0
71D0	ADCFLTR4	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0	>	AFGIEN	AFRDY	—	—	_	CHNLID<4:0>					0
		15:0								FLTRDAT	4<15:0>								00
7200	ADCTRG1	31:16	—	—	_		Т	RGSRC3<4:	0>		—	—	_	TRGSRC2<4:0>				00	
		15:0	—	_	—		Т	RGSRC1<4:	0>		—	—	—	TRGSRC0<4:0>				00	
7210	ADCTRG2	31:16	—	-	-		Т	RGSRC7<4:	0>		-	_	_	TRGSRC6<4:0>				00	
		15:0	—	—	_		Т	RGSRC5<4:	0>		—	—	_		TF	RGSRC4<4:0	>		00
7220	ADCTRG3	31:16	—	_	—		Т	RGSRC11<4:	0>		—	—	—	TRGSRC10<4:0>				00	
		15:0	—	_	_		Т	RGSRC9<4:	0>		_	_	_	TRGSRC8<4:0>				00	
7230	ADCTRG4	31:16	_	—	_		Т	RGSRC15<4	:0>		—	—	_		TR	GSRC14<4:0)>		00
		15:0	_	—	_		Т	RGSRC13<4	:0>		—	—	_		TR	GSRC12<4:0)>		00
7240	ADCTRG5	31:16	—	_	_		TRGSRC19<4:0>(1)				_	_	_	TRGSRC18<4:0>				00	
		15:0	_	_	_		Т	RGSRC17<4	:0>		_	_	_	TRGSRC16<4:0>				00	
7250	ADCTRG6 ⁽¹⁾	31:16	_	_	_		Т	RGSRC23<4	:0>		_	_	_	TRGSRC22<4:0>				00	
		15:0	_	_	_		Т	RGSRC21<4	:0>		_	_	_	TRGSRC20<4:0>				00	
7260	ADCTRG7	31:16	_	_	—		Т	RGSRC27<4	:0>		—	_	—		TR	GSRC26<4:0)>		00
		15:0	_	_	_		Т	RGSRC25<4	:0>		_	_	_		TR	GSRC24<4:0)>		00

1: 2: 3: Note

This bit or register is not available on 64-pin devices. This register is for internal ADC input sources (i.e., VBAT, and CTMU Temperature Sensor. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory programmed DEVADCx Flash locations starting at 0xBFC45000 into the ADCxCFG registers starting at 0xBF887D00, respectively.

PIC32MK GP/MC Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	-	—	-	_	_	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	—	_	_	_	_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	_	—	_	_	_	_	—
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	_	DIFF49	SIGN49	DIFF48	SIGN48

REGISTER 25-8: ADCIMCON4: ADC INPUT MODE CONTROL REGISTER 4

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 3 DIFF49: AN49 Mode bit

- 1 = Selects AN49 differential input pair as AN49+ and AN1-
- 0 = AN49 is using Single-ended mode
- bit 2 SIGN49: AN41 Signed Data Mode bit
 - 1 = AN49 is using Signed Data mode
 - 0 = AN49 is using Unsigned Data mode

bit 1 DIFF48: AN48 Mode bit

1 = Selects AN40 differential input pair as AN48+ and AN1-

0 = AN48 is using Single-ended mode

bit 0 SIGN48: AN48 Signed Data Mode bit

- 1 = AN48 is using Signed Data mode
- 0 = AN48 is using Unsigned Data mode

NOTES:

REGISTER 31-12: IOCONX: PWMX I/O CONTROL REGISTER 'x' ('x' = 1 THROUGH 12) (CONTINUED)

bit 29-26 **CLSRC<3:0>:** Current-Limit Control Signal Source select bit for PWM Generator 'x'^(2,4) These bits specify the current-limit control signal source.

 1111 = FLT15

 1110 = Reserved

 1101 = Reserved

 1100 = Comparator 5

 1011 = Comparator 4

 1010 = Comparator 3

 1001 = Comparator 2

 1000 = Comparator 1

 0111 = FLT8

 0110 = FLT7

 0101 = FLT6

- 0100 = FLT5
- 0011 = FLT4
- 0010 = FLT3
- 0001 = FLT2
- 0000 = FLT1
- **Note 1:** During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic '0'), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at '0', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the PWMxH/PWMxL pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
 - 2: These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
 - 3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT<1> is set to '1' and POLH is set to '1', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
 - 4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK = 1. Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.

Note:	and 15). Therefore, it is not recommen same Fault FLTx pin. In addition, DTCM (CLSRC<3:0> bits) and Faults (FLTSRC inputs. For example, if a user application	hit, and Faults share common inputs on the FLTx inputs (' $x' = 1-8$, ded that a user application assign these multiple functions on the <i>I</i> P functions are fixed to specific FLTx inputs, where Current-Limit, C<3:0> bits) can be assigned to any one of 15 unique and separate n was required to assign multiple simultaneous Fault, Current-Limit, e following examples for both desirable and undesirable practices.
	<pre>PWMCON1bits.DTC = 0b11; IOCON1bits.CLMOD = 1; IOCON1bits.CLSRC = 0b0110; IOCON1bits.FLTMOD = 1;</pre>	//Enable PWM1 Current-Limit mode //Enable current limit for PWM1 on FLT7 pin
	Undesirable Example: PWM1: (DTCM	/IP1 = Current Limit = Fault = FLT3 pin)
	IOCON1bits.FLTMOD = 1;	//Enable DTCMP1 input on FLT3 function pin //Enable PWM1 Current-Limit mode //Enable current limit for PWM1 on FLT3 pin //Enable PWM1 Fault mode //Enable Fault for PWM1 on FLT3 pin

REGISTER 32-3: DSGPRX: DEEP SLEEP PERSISTENT GENERAL PURPOSE REGISTER 'x' (x = 0 THROUGH 32)

	-	· · ·	,										
Bit Range	Bit 31/23/15/7			Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
31:24	Deep Sleep Persistent General Purpose bits												
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
23:16	Deep Sleep Persistent General Purpose bits												
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
15:8	Deep Sleep Persistent General Purpose bits												
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x					
7:0		Deep Sleep Persistent General Purpose bits											

Legend:

3						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-0 Deep Sleep Persistent General Purpose bits

Note: The contents of the DSGPR0 register are retained, even in Deep Sleep and VBAT modes. The DSPGR1 through DSPGR32 registers are disabled by default in Deep Sleep and VBAT modes, but can be enabled with the DSGPREN bit (DSCON<13>). All register bits are reset only in the case of a VDD Power-on Reset (POR) event outside of Deep Sleep mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
31.24	—	—	—	_	—	_	ADCPC	G<1:0>	
00.40	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	FCPO	G<1:0>	_	_	CAN4P	G<1:0>	CAN3PG<1:0>		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	CAN2PG<1:0>		CAN1PG<1:0>		USB2P	G<1:0>	USB1PG<1:0>		
7.0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
7:0			DMAPG<1:0>				CPUPG<1:0>		

REGISTER 33-8: CFGPG: PERMISSION GROUP CONFIGURATION REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 31-26 Unimplemented: Read as '0'

bit 25-24 ADCPG<1:0>: ADC Permission bits

The Bus Initiator has access to access controlled memory regions as defined by the bus structure's permission group SFRs for RDPER and WRPER.

- 11 = Read access if RDPER<3> = 1; write access if WRPER<3> = 1
- 10 = Read access if RDPER<2> = 1; write access if WRPER<2> = 1
- 01 = Read access if RDPER<1> = 1; write access if WRPER<1> = 1
- 00 = Read access if RDPER<0> = 1; write access if WRPER<0> = 1
- bit 23-22 **FCPG<1:0>:** Flash Control Permission Group bits Same definition as bits 25-24.
- bit 21-20 Unimplemented: Read as '0'
- bit 19-18 **CAN4G<1:0>:** CAN4 Module Permission Group bits Same definition as bits 25-24.
- bit 17-16 **CAN3PG<1:0>:** CAN3 Module Permission Group bits Same definition as bits 25-24.
- bit 15-14 **CAN2PG<1:0>:** CAN2 Module Permission Group bits Same definition as bits 25-24.
- bit 13-12 **CAN1PG<1:0>:** CAN1 Module Permission Group bits Same definition as bits 25-24.
- bit 11-10 **USB2PG<1:0>:** USB2 Module Permission Group bits Same definition as bits 25-24.
- bit 9-8 **USB1PG<1:0>:** USB1 Module Permission Group bits Same definition as bits 25-24.
- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **DMAPG<1:0>:** DMA Module Permission Group bits Same definition as bits 25-24.
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 **CPUPG<1:0>:** CPU Permission Group bits Same definition as bits 25-24.

33.3 On-Chip Voltage Regulator

The core and digital logic for all PIC32MK GP/MC devices is designed to operate at a nominal 1.2V. To simplify system designs, devices in the PIC32MK GP/ MC family incorporate an on-chip regulator providing the required core logic voltage from VDD.

33.3.1 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

33.3.2 ON-CHIP REGULATOR AND BOR

PIC32MK GP/MC devices also have a simple brownout capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in **36.1 "DC Characteristics"**.

33.4 On-chip Temperature Sensor

PIC32MK GP/MC devices include a temperature sensor that provides accurate measurement of a device's junction temperature (see **36.2** "AC **Characteristics and Timing Parameters**" for more information).

The temperature sensor is connected to the ADC module and can be measured using the shared S&H circuit (see 25.0 "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" for more information).

33.5 Programming and Diagnostics


PIC32MK GP/MC devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming[™] (ICSP[™]) interfaces
- Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32MK devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 33-1:

BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS








TABLE 36-24: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS ⁽¹⁾		(un	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.2V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param. No.	Symbol	Charac	teristics ⁽²⁾		Min.	Тур.	Max.	Units	Conditions			
TA10	ТтхН	TxCK High Time	Synchrono with presca		[(12.5 ns or 1 TPBCLK3) /N] + 20 ns		_	ns	Must also meet parameter TA15 (Note 3)			
			Asynchronous, with prescaler		10	_	_	ns	_			
TA11	ΤτxL	TxCK Synchronou Low Time with prescal Asynchrono with prescal			[(12.5 ns or 1 TPBCLK3) /N] + 20 ns	—	—	ns	Must also meet parameter TA15 (Note 3)			
					10	—	—	ns	—			
TA15	T⊤xP	TxCK Input Period	Synchrono with presca		[(Greater of 20 ns or 2 TPBCLK3)/N] + 30 ns	—	—	ns	VDD > 2.7V (Note 3)			
					[(Greater of 20 ns or 2 TPBCLK3)/N] + 50 ns	—	—	ns	VDD < 2.7V (Note 3)			
			Asynchron	ious,	20	_	—	ns	VDD > 2.7V			
			with presca	aler	50	—	—	ns	VDD < 2.7V			
OS60	FT1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by settin TCS bit (T1CON<1>))			32	—	50	kHz	_			
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		К	-		1	Трвськз				

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

3: N = Prescale Value (1, 8, 64, 256).

TABLE 36-34: SPIX MODULE SLAVE MODE (CKE = 0, SMP = 1) TIMING REQUIREMENTS


АС СНА	ARACTERIS	TICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
SP9a	Тѕск	SCKx Period	20			20	$(VDD \ge 3.0V \text{ and the SMP bit}$ (SPIxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin), SRCON0x.y = 0, SRCON1x.y = 0		
				ns	Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15.				
			27		_	ns	$(VDD \ge 3.0V \text{ and the SMP bit}$ (SPIxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin), SRCON0x.y = 1, SRCON1x.y = 0 Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15.		
			33			ns	$(VDD \ge 3.0V \text{ and the SMP bit}$ (SPIxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin), SRCON0x.y = 0, SRCON1x.y = 1 Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15.		
			39			ns	$(VDD \ge 3.0V \text{ and the SMP bit}$ (SPIxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin), SRCON0x.y = 1, SRCON1x.y = 1 Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15.		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: Assumes 10 pF load on all SPIx pins.

FIGURE 36-14: QEI MODULE EXTERNAL CLOCK TIMING CHARACTERISTICS



AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 2.2V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min.		Тур.	Max.	Units	Conditions
TQ10	TtQH	TQCK High Time	Synchrono with presca		r) / N]			ns	Must also meet parameter TQ15. N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ11	TtQL	TQCK Low Time	Synchrono with presca		r) / N]			ns	Must also meet parameter TQ15. N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ15	TtQP	TQCP Input Period	Synchrono with presca			_	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ20	TCKEXTMRL	Delay from Extern Edge to Timer Inc	ock –	-	1	Тсү	_	_	

TABLE 36-36: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: N = Index Channel Digital Filter Clock Divide Select bits.