

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	48
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 26x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk1024gpd064t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 6: PIN NAMES FOR 100-PIN MOTOR CONTROL (MCF) DEVICES (CONTINUED)

10	0-PIN TQFP (TOP VIEW)		
	PIC32MK0512MCF100 PIC32MK1024MCF100		100
Pin #	Full Pin Name	Pin #	Full Pin Name
71	DAC2/AN48/CVD48/RPC10/PMPA14/PSPCS/RC10	86	VDD
72	OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/INT0/RB7	87	RPF0/PWM11H/PMPD11/RF0
73	SOSCI/RPC13 ⁽⁴⁾ /RC13 ⁽⁴⁾	88	RPF1/PWM11L/PMPD10/RF1
74	SOSCO/RPB8 ⁽⁴⁾ /RB8 ⁽⁴⁾	89	RPG1/PMPD9/RG1
75	Vss	90	RPG0/PMPD8/RG0
76	TMS/OA5IN-/AN27/CVD27/C5IN1-/RPB9/RB9	91	TRCLK/PMPA18/RF6
77	RPC6/USBID2/PMPA16/RC6	92	TRD3/PMPA19/RF7
78	RPC7/PMPA17/RC7	93	RPB10/PWM3H/PMPD0/RB10
79	PMPD12/RD12	94	RPB11/PWM9H/PWM3L/PMPD1/RB11
80	PMPD13/RD13	95	TRD2/PMPA20/RG14
81	RPC8/PMPWR/PSPWR/RC8	96	TRD1/RPG12/PMPA21/RG12
82	RPD5/PWM12H/PMPRD/PSPRD/RD5	97	TRD0/PMPA22/RG13
83	RPD6/PWM12L/PMPD14/RD6	98	RPB12/PWM2H/PMPD2/RB12
84	RPC9/PMPD15/RC9	99	RPB13/PWM8H/PWM2L/CTPLS/PMPD3/RB13
85	Vss	100	TDO/PWM4H/PMPD4/RA10

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 13.3 "Peripheral Pin Select (PPS)" for restrictions.

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See 13.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

4: Functions are restricted to input functions only and inputs will be slower than standard inputs.

5: The I²C library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the I²C master/slave clock. (i.e., SCL).

6: The I²C library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the I²C data I/O, (i.e., SDA).

NOTES:

TABLE 4-2: BOOT FLASH 1 SEQUENCE AND CONFIGURATION WORDS SUMMARY

SS				Bits															
Virtual Addre (BFC4_#)	Register Name	Bit Range	31/15	/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0											All Reset				
3FC0	BF1DEVCFG3	31:0																	xxxx
3FC4	BF1DEVCFG2	31:0																	xxxx
3FC8	BF1DEVCFG1	31:0							Note: So	a Tabla 22	1 for the h	it dooorinti							xxxx
3FCC	BF1DEVCFG0	31:0							Note. Se			it description	5115.						xxxx
3FDC	BF1DEVCP	31:0																	xxxx
3FEC	BF1DEVSIGN	31:0																	xxxx
2550	DE1SEO	31:16								CSEQ	<15:0>								xxxx
3660	DI IOLQ	15:0								TSEQ	<15:0>								xxxx
Legen				1000	ived, iead	as 1.1(es				-									
Legen	LE 4-3: B		FLASH	2 SEQ	UENCE	AND C	ONFIG	URATIC		RDS SU	JMMAR	Y							
Virtual Address Virtual Address (BFC6_#)	LE 4-3: B	Bit Kange	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9	RDS SU Bi 24/8	JMMAR its 23/7	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
TABI Virtual Address (BFC6_#) 3EC0	LE 4-3: B	Bit Kaude Bit Kaude 31:0	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9	RDS SU B 24/8	JMMAR its 23/7	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
Legen TABI (BFC6_#) 3FC0 3FC4	LE 4-3: B	Bit Kange Bit Kange 31:0 31:0	51/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9	RDS SL Bi 24/8	JMMAR its 23/7	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
Legen TABI Nitral Yddress (BFC6 #) 3FC0 3FC4 3FC8	LE 4-3: B bigging bigging big	Bit Kange Bit Kange 31:0 31:0 31:0 31:0	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9	RDS SL Bi 24/8	JMMAR its 23/7	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets
Legen TABI Nitrual Address (BFC6 #) 3FC4 3FC8 3FCC 3FC4	LE 4-3: B BF2DEVCFG3 BF2DEVCFG2 BF2DEVCFG1 BF2DEVCFG0	Bit Kange Bit Kange 31:0 31:0 31:0 31:0 31:0	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9 Note: Se	24/8	JMMAR its 23/7 -1 for the b	Y 22/6 it description	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets
Legen TABI Nittnal Address SFCC 3FCC 3FCC 3FCC 3FCC 3FDC	BF2DEVCFG3 BF2DEVCFG3 BF2DEVCFG1 BF2DEVCFG0 BF2DEVCPG0 BF2DEVCP	Bit Kange Bit Kange 31:0 31:0 31:0 31:0 31:0 31:0	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9 Note: Se	24/8	JMMAR its 23/7 -1 for the b	Y 22/6 it descriptio	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets
Legen TABI Nittnal Address SFC0 3FC4 3FC8 3FCC 3FDC 3FDC 3FEC	BF2DEVCFG3 BF2DEVCFG3 BF2DEVCFG1 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCP BF2DEVCP BF2DEVCSIGN	Bit Kange Bit Kange 31:0 31:0 31:0 31:0 31:0 31:0 31:0	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9 Note: Se	24/8	JMMAR its 23/7 -1 for the b	Y 22/6 it descriptio	21/5	20/4	19/3	18/2	17/1	16/0	AIL Resets
Legen TABI Situal Address Internal Addre	BF2DEVCFG3 BF2DEVCFG3 BF2DEVCFG1 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0	Bit Kande Bit Kande 31:0 31:0 31:0 31:0 31:16	FLASH 31/15	30/14	29/13	28/12	27/11	URATIC 26/10	25/9 Note: Se	24/8 24/8 ee Table 33	JMMAR its 23/7 -1 for the b <15:0>	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets

PIC32MK GP/MC Family

Legend: x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal.

			SBTxF	REGy Regis	ter		SBTxRD	y Register	SBTxWRy Register		
Target Number	Target Description	Name	Region	Physical Start Address	Region Size	Priority Level	Name	Read Permission (Group3, Group2, Group1, Group0)	Name	Write Permission (Group3, Group2, Group1, Group0)	
0	System Bus	SBT0REG0	Region 0	1F8F0000		0	SBT0RD0	1,1,1,1	SBT0WR0	1,1,1,1	
0	System Dus	SBT0REG1	Region 1	1F8F8000	32 KB	3	SBT0RD1	0,0,0,1	SBT0WR1	0,0,0,1	
		SBT1REG0	Region 0	1D000000		0	SBT1RD0	1,1,1,1	SBT1WR0	0,0,0,0	
	Flash Memory (CPU Instruction)	SBT1REG2	Region 2	1FC04000	4 KB	2	SBT1RD2	0,0,0,1	SBT1WR2	0,0,0,0	
1	Program Flash	SBT1REG3	Region 3	1FC24000	4 KB	2	SBT1RD3	0,0,0,1	SBT1WR3	0,0,0,0	
	Boot Flash Prefetch	SBT1REG4	Region 4	1FC44000	4 KB	2	SBT1RD4	0,0,0,1	SBT1WR4	0,0,0,0	
		SBT1REG5	Region 5	1FC64000	4 KB	2	SBT1RD5	0,0,0,1	SBT1WR5	0,0,0,0	
		SBT2REG0	Region 0	1D000000		0	SBT2RD0	1,1,1,1	SBT2WR0	0,0,0,0	
	Flash Memory (CPU data)	SBT2REG2	Region 2	1FC04000	4 KB	2	SBT2RD2	0,0,0,1	SBT2WR2	0,0,0,0	
2	Program Flash	SBT2REG3	Region 3	1FC24000	4 KB	2	SBT2RD3	0,0,0,1	SBT2WR3	0,0,0,0	
		SBT2REG4	Region 4	1FC44000	4 KB	2	SBT2RD4	0,0,0,1	SBT2WR4	0,0,0,0	
		SBT2REG5	Region 5	1FC64000	4 KB	2	SBT2RD5	0,0,0,1	SBT2WR5	0,0,0,0	
		SBT3REG0	Region 0	1D000000		0	SBT3RD0	1,1,1,1	SBT3WR0	0,0,0,0	
		SBT3REG2	Region 2	1FC04000	4 KB	2	SBT3RD2	0,0,0,1	SBT3WR2	0,0,0,0	
3	Flash Memory (peripheral)	SBT3REG3	Region 3	1FC24000	4 KB	2	SBT3RD3	0,0,0,1	SBT3WR3	0,0,0,0	
		SBT3REG4	Region 4	1FC44000	4 KB	2	SBT3RD4	0,0,0,1	SBT3WR4	0,0,0,0	
		SBT3REG5	Region 5	1FC64000	4 KB	2	SBT3RD5	0,0,0,1	SBT3WR5	0,0,0,0	
Legend:	R = Read; R/W =	Read/Write;		'x' in a reg	ister name	e = 0-13;		y' in a register	name = 0-8		

TABLE 4-6: SYSTEM BUS TARGETS AND ASSOCIATED PROTECTION REGISTERS

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	4 U-0 U-0 U-0 U-0		U-0	U-0	U-0	U-0		
	_			_	_		—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	_	—	—	_	—	—
15:8	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	LBWPULOCK	_	_	LBWP4 ⁽¹⁾	LBWP3 ⁽¹⁾	LBWP2 ⁽¹⁾	LBWP1 ⁽¹⁾	LBWP0 ⁽¹⁾
7:0	R/W-1	r-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	UBWPULOCK	_	_	UBWP4 ⁽¹⁾	UBWP3 ⁽¹⁾	UBWP2 ⁽¹⁾	UBWP1 ⁽¹⁾	UBWP0 ⁽¹⁾

REGISTER 5-7: NVMBWP: FLASH BOOT (PAGE) WRITE-PROTECT REGISTER

Legend:		r = Reserved	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 LBWPULOCK: Lower Boot Alias Write-protect Unlock bit
 - 1 = LBWPx bits are not locked and can be modified
 - 0 = LBWPx bits are locked and cannot be modified

This bit is only clearable and cannot be set except by any reset.

bit 14-13 Unimplemented: Read as '0'

bit 12	LBWP4: Lower Boot Alias Page 4 Write-protect bit ⁽¹⁾
	 1 = Write protection for physical address 0x01FC10000 through 0x1FC13FFF enabled 0 = Write protection for physical address 0x01FC10000 through 0x1FC13FFF disabled
bit 11	LBWP3: Lower Boot Alias Page 3 Write-protect bit ⁽¹⁾
	 1 = Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF enabled 0 = Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF disabled
bit 10	LBWP2: Lower Boot Alias Page 2 Write-protect bit ⁽¹⁾
	 1 = Write protection for physical address 0x01FC08000 through 0x1FC0BFFF enabled 0 = Write protection for physical address 0x01FC08000 through 0x1FC0BFFF disabled
bit 9	LBWP1: Lower Boot Alias Page 1 Write-protect bit ⁽¹⁾
	 1 = Write protection for physical address 0x01FC04000 through 0x1FC07FFF enabled 0 = Write protection for physical address 0x01FC04000 through 0x1FC07FFF disabled
bit 8	LBWP0: Lower Boot Alias Page 0 Write-protect bit ⁽¹⁾
	 1 = Write protection for physical address 0x01FC00000 through 0x1FC03FFF enabled 0 = Write protection for physical address 0x01FC00000 through 0x1FC03FFF disabled
bit 7	UBWPULOCK: Upper Boot Alias Write-protect Unlock bit
	1 = UBWPx bits are not locked and can be modified
	0 = UBWPx bits are locked and cannot be modified
	This bit is only user-clearable and cannot be set except by any reset.
bit 6	Reserved: This bit is reserved for use by development tools
bit 5	Unimplemented: Read as '0'

Note 1: These bits are only available when the NVMKEY unlock sequence is performed and the associated Lock bit (LBWPULOCK or UBWPULOCK) is set.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

6.2 Control Registers

TABLE 6-2: DATA EEPROM SFR SUMMARY

ess		è		Bits															
Virtual Addr (BF82_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
9000	EECON ⁽¹⁾	31:16	_	—	—	—	—	-	_	—	-	—	_	—	—	—	—		0000
		15:0	ON	RDY	SIDL	ABORT	—	_	—	—	RW	WREN	ERR	<1:0>	ILW	(CMD<2:0>		0000
9010	EEKEY ⁽²⁾	31:16	—	_	—	—	—	—	—	_	—	—	—	_	—		_	—	0000
		15:0								EEKEY<1	5:0>								0000
9020	EEADDR ⁽³⁾	31:16	—	_	—	—	—	—	—	_	—	—	—	_	—		_	—	0000
		15:0	_	_	—	_	EEADDR<11:0> 0000												
9030	EEDATA	31:16					EEDATA<31:16> 0000												
		15:0					EEDATA<15:0> 0000												

Legend: — = unimplemented, read as '0'.

Note 1: This register has corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information. 2: This register is a write-only register. Reads always result in '0'.

3: Because the EEPROM word size is 32 bits, for reads and writes the last two bits (EEADDR<1:0>) must always be '0'.

TABLE 8-4:	INTERRUPT REGISTER M	MAP (CONTINUED)
------------	----------------------	-----------------

ress)	20	e								В	its								s
Virtual Add (BF81_#	Register Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	055040	31:16	_	_	_	_	_	-	_	-	-	-	_	—	_	—	VOFF<	17:16>	0000
0890	OFF212	15:0								VOFF<15:1	>				•			—	0000
0004	055040	31:16	_	_	_	_	_	_	_	_	_	_	_	—	_	_	VOFF<	17:16>	0000
0894	0FF213	15:0								VOFF<15:1	>							—	0000
0000	055214	31:16	_	_	_	—	_	_	_	_	_	—	_	—	—	_	VOFF<	17:16>	0000
0898	OFF214	15:0								VOFF<15:1	>				•			—	0000
0000	055215	31:16	_	_	_	_	_	_	_	_	_	_	_	—	_	_	VOFF<	17:16>	0000
0090	066215	15:0								VOFF<15:1	>							—	0000
0040	055216	31:16	_	_	_	—	_	_	_	_	_	—	_	—	—	_	VOFF<	17:16>	0000
06A0	066210	15:0								VOFF<15:1	>							—	0000
0044	055217	31:16	_	—	_	_	_	_	_	_	_	—	—	—	_	—	VOFF<	17:16>	0000
00A4	066217	15:0								VOFF<15:1	>							—	0000
0040	055210	31:16	—	—	_	-	_			-			—	—	_	_	VOFF<	17:16>	0000
0040	0FF210	15:0								VOFF<15:1	>							—	0000
0840	OEE210	31:16	—	_	_	-	_			-			—	-	—	_	VOFF<	17:16>	0000
UUAC	011213	15:0		-	-				-	VOFF<15:1	>	-	•	-	-			—	0000
0880	OFE220	31:16	—	_		—	_	_	_	—	_	_	—	—	—	_	VOFF<	17:16>	0000
OODO	011220	15:0								VOFF<15:1	>							—	0000
08B4	OFE221	31:16	_	_		—	—	_	_	—	_	—	<u> </u>	—	—	—	VOFF<	17:16>	0000
0004	011221	15:0		-	-					VOFF<15:1	>			-	-	-		—	0000
0888	OFF222	31:16	_	_	_	—	—	—	_	—	—	—	—	—	—	—	VOFF<	17:16>	0000
OODO	011222	15:0		-	-					VOFF<15:1	>			-	-	-		—	0000
08BC	OFE223	31:16	_	_		—	—	_	—	—	—	—		—	—	—	VOFF<	17:16>	0000
OODC	011223	15:0		-	-					VOFF<15:1	>			-	-	-		—	0000
0800	055224	31:16	—	_	_	—	_	_	_	—	_	_	—	—	—	_	VOFF<	17:16>	0000
0000	011224	15:0								VOFF<15:1	>							-	0000
0804	OFE225	31:16	_	_	_	_	_	_	_	_	_	_	_	_	—	_	VOFF<	17:16>	0000
0004	011220	15:0								VOFF<15:1	>							-	0000

Legend:

x = unknown value on Reset; ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

PIC32MK GP/MC Family

This bit is not available on 64-pin devices. 2:

3: This bit is not available on devices without a CAN module.

4: This bit is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.

7: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

24.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Lowpower optimization provides extended battery lifetime while keeping track of time.

The following are key features of the RTCC module:

- Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period

FIGURE 24-1: RTCC BLOCK DIAGRAM

- · Provides calendar: Weekday, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month, and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- · Leap year correction
- · BCD format for smaller firmware overhead
- · Optimized for long-term battery operation
- Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- Calibrates up to 260 ppm of crystal error
- Uses external 32.768 kHz crystal or 32 kHz internal oscillator
- Alarm pulse, seconds clock, or internal clock output on RTCC pin (not in VBAT power domain, requires VDD)



25.0 12-BIT HIGH-SPEED SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" (DS60001344) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The 12-bit High-Speed Successive Approximation Register (SAR) analog-to-digital converter (ADC) includes the following features:

- · 12-bit resolution
- Seven ADC modules with dedicated Sample and Hold (S&H) circuits
- Two dedicated ADC modules can be combined in Turbo mode to provide double conversion rate
- Up to 45 analog input sources, in addition to the internal CTMU, VBAT, internal voltage reference and internal temperature sensor
- · Single-ended and/or differential inputs
- Supports touch sense applications
- Four digital comparators
- Four digital filters supporting two modes:
 - Oversampling mode
 - Averaging mode
- Early interrupt generation resulting in faster processing of converted data
- Designed for power conversion and general purpose applications
- Operation during Sleep and Idle modes

A simplified block diagram of the ADC module is illustrated in Figure 25-1.

The 12-bit HS SAR ADC has up to six dedicated ADC modules (ADC0-ADC5) and one shared ADC module (ADC7). The dedicated ADC modules use a single input (or its alternate) and are intended for high-speed and precise sampling of time-sensitive or transient inputs. The shared ADC module incorporates a multiplexer on the input to facilitate a larger group of inputs, with slower sampling, and provides flexible automated scanning option through the input scan logic.

For each ADC module, the analog inputs are connected to the S&H capacitor. The clock, sampling time, and output data resolution for each ADC module can be set independently. The ADC module performs the conversion of the input analog signal based on the configurations set in the registers. When conversion is complete, the final result is stored in the result buffer for the specific analog input and is passed to the digital filter and digital comparator if configured to use data from this particular sample. Input to ADCx mapping is illustrated in Figure 25-2.

25.1 Activation Sequence

The following ADCx activation sequence is to be followed at all times:

Step 1: Initialize the ADC calibration values by copying them from the factory programmed DEVADCx Flash locations starting at 0xBFC45000 into the ADCxCFG registers starting at 0xBF887D00, respectively.

Then, configure the AICPMPEN bit (ADCCON1<12> and the IOANCPEN bit (CFGCON<7>) = 1 if and only if VDD is less than 2.5V. The default is '0', which assumes VDD is greater than or equal to 2.5V.

Step 2: The user writes all the essential ADC configuration SFRs including the ADC control clock and all ADC core clocks setup:

- ADCCON1, keeping the ON bit = 0
- ADCCON2, especially paying attention to ADCDIV<6:0> and SAMC<9:0>
- ADCANCON, keeping all analog enables ANENx bit = 0
- ADCCON3, keeping all DIGEN5x = 0, especially paying attention to ADCSEL<1:0>, CONCLKDIV <5:0>, and VREFSEL<2:0>
- ADCxTIME, especially paying attention to ADCDIVx<6:0> and SAMCx<9:0>
- ADCTRGMODE, ADCIMCONx, ADCTRGSNS, ADCCSSx, ADCGIRQENx, ADCTRGx, ADCBASE
- Comparators, Filters, etc.

Step 3: The user sets the ON bit to '1', which enables the ADC control clock.

Step 4: The user waits for the interrupt/polls the status bit BGVRRDY = 1, which signals that the device analog environment (band gap and VREF) is ready.

Step 5: The user sets the ANENx bit to '1' for the ADC SAR Cores needed (which internally in the ADC module enables the control clock to generate by division the core clocks for the desired ADC SAR Cores, which in turn enables the bias circuitry for these ADC SAR Cores).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	—	—	—		TR	GSRC19<4:0	>(1)				
00.40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:10	—	-	—	TRGSRC18<4:0>							
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	—	-	—								
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	—		—		TI	RGSRC16<4:	0>				

REGISTER 25-22: ADCTRG5: ADC TRIGGER SOURCE 5 REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-24 TRGSRC19<4:0>: Trigger Source for Conversion of Analog Input AN19 Select bits

11111 = Reserved
11110 = Reserved
11101 = PWM Generator 6 Current-Limit (Motor Control only)
11100 = PWM Generator 5 Current-Limit (Motor Control only)
11011 = PWM Generator 4 Current-Limit (Motor Control only)
11010 = PWM Generator 3 Current-Limit (Motor Control only)
11001 = PWM Generator 2 Current-Limit (Motor Control only)
11000 = PWM Generator 1 Current-Limit (Motor Control only)
10111 = Reserved
10110 = Reserved
10101 = Reserved
10100 = CTMU trip
10011 = Output Compare 4 (Rising Edge only)
10010 = Output Compare 3 (Rising Edge only)
10001 = Output Compare 2 (Rising Edge only)
10000 = Output Compare 1 (Rising Edge only)
01111 = PWM Generator 6 trigger (Motor Control only)
01110 = PWM Generator 5 trigger (Motor Control only)
01101 = PWM Generator 4 trigger (Motor Control only)
01100 = PWM Generator 3 trigger (Motor Control only)
01011 = PWM Generator 2 trigger (Motor Control only)
01010 = PWM Generator 1 trigger (Motor Control only)
01001 = Secondary Special Event trigger (Motor Control only)
01000 = Primary Special Event trigger (Motor Control only)
00111 = General Purpose Timer5
00110 = General Purpose Timer3
00101 = General Purpose Timer1
00100 = INIU
00011 = Scan trigger (see Note)
00010 = Software level trigger
00001 = Software euge trigger
uuuuu – nu myyei
Note: For Scan Trigger, in addition to setting the trigger, it also requires programming of the
STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the

appropriate CSS bits to be set in the ADCCSSx registers.

Note 1: These bits are not available on 64-pin devices.

REGISTER 25-23: ADCTRG6: ADC TRIGGER SOURCE 6 REGISTER

- bit 23-21 **Unimplemented:** Read as '0'
- bit 20-16 **TRGSRC22<4:0>:** Trigger Source for Conversion of Analog Input AN22 Select bits See bits 28-24 for bit value definitions.
- bit 15-13 **Unimplemented:** Read as '0'
- bit 12-8 **TRGSRC21<4:0>:** Trigger Source for Conversion of Analog Input AN21 Select bits See bits 28-24 for bit value definitions.
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **TRGSRC20<4:0>:** Trigger Source for Conversion of Analog Input AN20 Select bits See bits 28-24 for bit value definitions.

Note: This register is not available on 64-pin devices.

REGISTER 26-13: CxFLTCON3: CAN FILTER CONTROL REGISTER 3 ('x' = 1-4) (CONTINUED)

bit 15	FLTEN13: Filter 13 Enable bit								
	1 = Filter is enabled								
	0 = Filter is disabled								
bit 14-13	MSEL13<1:0>: Filter 13 Mask Select bits								
	11 = 11 = Reserved								
	10 = Acceptance Mask 2 is selected								
	01 = Acceptance Mask 1 is selected								
	00 = Acceptance Mask U is selected								
bit 12-8	FSEL13<4:0>: FIFO Selection bits								
	11111 = Message matching filter is stored in FIFO buffer 31								
	11110 = Message matching filter is stored in FIFO buffer 30								
	•								
	00001 = Message matching filter is stored in FIFO buffer 1								
	00000 = Message matching filter is stored in FIFO buffer 0								
bit 7	FLTEN12: Filter 12 Enable bit								
	1 = Filter is enabled								
	0 = Filter is disabled								
bit 6-5	MSEL12<1:0>: Filter 12 Mask Select bits								
	11 = 11 = Reserved								
	10 = Acceptance Mask 2 is selected								
	01 = Acceptance Mask 1 is selected								
	00 = Acceptance Mask 0 is selected								
bit 4-0	FSEL12<4:0>: FIFO Selection bits								
	11111 = Message matching filter is stored in FIFO buffer 31								
	11110 = Message matching filter is stored in FIFO buffer 30								
	•								
	00001 = Message matching filter is stored in FIFO buffer 1								
	00000 = Message matching filter is stored in FIFO buffer 0								

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

TABLE 30-1: QEI1 THROUGH QEI6 REGISTER MAP (CONTINUED)

SS		Bits																	
Virtual Addre (BF82_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
B880		31:16		•	•				11	NTHLD<31:1	6>						•		0000
D000		15:0							I	NTHLD<15:0)>								0000
B890		31:16							IN	DXCNT<31:	16>								0000
0000	IND/HOINT	15:0							II	NDXCNT<15	:0>								0000
B8A0	INDX4HLD	31:16		INDXHLD<31:16> 0000										(0000				
20/10		15:0							II	IDXHLD<15	:0>						18/2 17/1 16/0 99 PI EV 18/2 17/1 16/0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000		
B8B0	QEI4ICC	31:16							C	Elicc<31:1	6>								0000
		15:0								QEIICC<15:0)>								0000
B8C0	QEI4CMPL	31:16							QI	EICMPL<31:	16>								0000
		15:0							Q	EICMPL<15	:0>								0000
BA00	QEI5CON	31:16	_	-	-	—	—	_	-	—	—		_		—	—	—	—	0000
		15:0	QEIEN	—	QEISIDL		PIMOD<2:0>	•	IMV<	:1:0>	—		INTDIV<2:)>	CNTPOL	GATEN	CCM	<1:0>	0000
BA10	QEI5IOC	31:16	_		_		—	_		_	—	—	—	—	_	—	_	HCAPEN	0000
		15:0	QCAPEN	FLIREN		QFDIV<2:0>		OUTE	NC<1:0>	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	0000
BA20	QEI5STAT	31:16	_	_					-		-				—	-	-	-	0000
		15:0	_	_	PCHEQIRQ	PCHEQIEN	PULEQIRQ	PULEQIEN	PUSUVIRQ	PUSUVIEN		PCIIEN	VELOVIRQ	VELOVIEN	HUMIRQ	HOMIEN	IDXIRQ	IDXIEN	0000
BA30	POS5CNT	15:0									0>								0000
		10.0							P		165								0000
BA40	POS5HLD	15.0									0>								0000
		31.16							V	FI CNT<31.1	16>								0000
BA50	VEL5CNT	15.0							۰ ۱	/FLCNT<15	0>								0000
		31:16							V	ELHLD<31:1	6>								0000
BA60	VEL5HLD	15:0							\	ELHLD<15:	0>								0000
		31:16							II	NTTMR<31:1	6>								0000
BA70	INT5TMR	15:0								NTTMR<15:	0>								0000
		31:16							11	NTHLD<31:1	6>								0000
BA80	INT5HLD	15:0								NTHLD<15:0)>								0000
D 4 6 6		31:16							IN	DXCNT<31:	16>								0000
BA90	INDX5CNT	15:0							11	DXCNT<15	:0>								0000
		31:16							IN	DXHLD<31:	16>								0000
BAA0	INDX5HLD	15:0							II	DXHLD<15	:0>								0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 13.2 "CLR, SET, and INV Registers" for more information.

PIC32MK GP/MC Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
51.24	—	—	—	—	—	—	—	—				
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
25.10	_	—	—	—	—	—	—	—				
15.0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
10.0		STPER<15:8> ^(1,2,4)										
7.0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾				
7.0				STPER<	7:0>(1,2,4)							

REGISTER 31-6: STPER: SECONDARY MASTER TIME BASE PERIOD REGISTER

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 STPER<15:0>: Secondary Master Time Base Period Value bits^(1,2,4)

Note 1: Minimum LSb = 1/FSYSCLK.

- **2:** Minimum value is 0x0008.
- **3:** If a period value lesser than 0x0008 is chosen, the internal hardware forcefully sets the period to a minimum value of 0x0008.
- **4:** STPER = (FSYSCLK/(FPWM * PCLKDIV<2:0> bits (PTCON<6:4>)). FPWM = User-desired PWM Frequency.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	—	—	—	—	—			
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_		_		_	_	_				
15.9	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.0		SSEVTCMP<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0				SSEVTC	:MP<7:0>						

REGISTER 31-7: SSEVTCMP: PWM SECONDARY SPECIAL EVENT COMPARE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 SSEVTCMP<15:0>: Secondary Special Event Compare Value bits

The secondary special event trigger allows analog-to-digital conversions to be synchronized to the secondary master PWM time base. The analog-to-digital sampling and conversion time may be programmed to occur at any point within the PWM period.

REGISTER 31-11: PWMCONX: PWM CONTROL REGISTER 'x' ('x' = 1 THROUGH 12) (CONTINUED)

bit 21	TRIGIEN: Primary Trigger Interrupt Enable bit
	1 = A primary trigger event generates an interrupt request
	0 = A primary trigger event interrupts request is disabled
bit 20	PWMLIEN: PWM Low Phase Interrupt Enable bit
	 1 = When the PWM Timer is equal to 0x4, the PWMLIF flag = 1 and generates an interrupt request 0 = PWM Period event interrupt request is disabled
bit 19	PWMHIEN: PWM High Phase Interrupt Enable bit
	 1 = When the PWM Period matches the value in the PWM timer, an interrupt request is generated 0 = PWM Period event interrupt request is disabled, and the PWMHIF bit is cleared
bit 18-16	Unimplemented: Read as '0'
bit 15	FLTSTAT: Fault Interrupt Status bit ⁽¹⁾
	1 = Fault interrupt is pending
	0 = No fault interrupt is pending
	This bit is cleared by setting FLTIEN = 0.
bit 14	CLTSTAT: Current-Limit Interrupt Status bit ⁽¹⁾
	1 = Current-limit interrupt is pending
	0 = No current-limit interrupt is pending This bit is cleared by setting CLIEN = 0
hit 13-12	Linimplemented: Read as '0'
bit 11_10	ECAM <1:0>: Edge/Center-Aligned Mode Enable bits ⁽¹⁾
	11 = Asymmetric Center-Aligned mode with simultaneous undate (PWM(min) Duty Cycle Resolution = (1)
	FSYSCLK))
	10 = Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSY-SCLK))
	 01 = Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK)) 00 = Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))
bit 9	ITB: Independent Time Base Mode bit ⁽²⁾
	1 = PHASEx registers provide time base period for this PWM generator
hit Q	Unimplemented: Dead as '0'
bit 7_6	DTC-1:0-: Dead Time Control hits
DIL 7-0	11 - Dead Time Componentian mode enabled
	10 = Dead time function is disabled
	01 = Negative dead time actively applied for Complementary Output mode(5)
	00 = Positive dead time actively applied for all output modes
Note 1:	If PWM interrupts are enabled, software must clear the PWMCONx interrupt flags here first, followed
	second by the corresponding IFSx bit in the Interrupt controller. The corresponding PWM IFSx interrupt flag cannot be cleared if any of these local PWMCON interrupt bits are not cleared first. Failure to do so will result in an infinite interrupt loop.
2:	This bit should not be changed after the PWM is enabled (PTEN bit (PTCON<15>) = 1).
3:	To operate in External Period Reset mode, the ITB bit must be set to '1' and the CLMOD bit in the IOCONx register must be set to '0'.
4:	For Dead Time Compensation (DTCP) to be effective, DTC<1:0> must be set to '11'; otherwise, DTCP is ignored.

- 5: Negative dead time is only implemented for Edge-Aligned mode.
- 6: XPRES mode should only be used in Edge-Aligned mode with or without complimentary outputs. It does not support dead time compensation (i.e., duty cycle adjustment), which is selected when DTC<1:0> = 11.
- 7: The clock source is one of the master time bases even if ITB = 1 is selected.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/P	R/P	R/P	R/P	R/P	r-1	r-1	r-1			
31.24	FVBUSIO1	FUSBIDIO1	IOL1WAY	PMDL1WAY	PGL1WAY	—	—	—			
22:16	R/P	R/P	r-1	R/P	r-1	r-1	r-1	r-1			
23.10	FVBUSIO2	FUSBIDIO2	—	PWMLOCK	—	—	—	—			
15.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P			
15.0	USERID<15:8>										
7:0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P			
7.0	USERID<7:0>										

REGISTER 33-6: DEVCFG3: DEVICE CONFIGURATION WORD 3

Legend:	r = Reserved bit	P = Programmable bit	t
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FVBUSIO1: USB1 VBUSON Selection bit
	1 = VBUSON pin is controlled by the USB1 module
	0 = VBUSON pin is controlled by the port function
bit 30	FUSBIDIO1: USB1 USBID Selection bit
	1 = USBID pin is controlled by the USB module
	0 = USBID pin is controlled by the port function
bit 29	IOL1WAY: Peripheral Pin Select Configuration bit
	1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
bit 28	PMDI 1WAY: Peripheral Module Disable Configuration bit
511 20	1 = Allow only one reconfiguration
	0 = Allow multiple reconfigurations
bit 27	PGL1WAY: Permission Group Lock One Way Configuration bit
	1 = Allow only one reconfiguration
	0 = Allow multiple reconfigurations
bit 26-24	Reserved: Write as '1'
bit 23	FVBUSIO2: USB2 VBUSON Selection bit
	1 = VBUSON pin is controlled by the USB2 module
	0 = VBUSON pin is controlled by the port function
bit 22	FUSBIDIO2: USB2 USBID Selection bit
	1 = USBID pin is controlled by the USB2 module
	0 = USBID pin is controlled by the port function
bit 21	Reserved: Write as '1'
bit 20	PWMLOCK: PWM Write Access Select bit
	 1 = Write accesses to the PWM IOCONx register are not locked or protected 0 = Write accesses to the PWM IOCONx register must use the PWMKEY unlock procedure
bit 10 16	Posonyod: Write as '1'

- bit 19-16 Reserved: Write as '1'
- bit 15-0 USERID<15:0>: This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG

TABLE 36-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTI	ERISTICS		Standard (unless of Operating	$\begin{array}{l} \mbox{Operating Conditions: 2.2V to 3.6V} \\ \mbox{therwise stated)} \\ \mbox{temperature} -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$
Parameter No.	Typical ⁽²⁾	Maximum	Units	Conditions
Idle Current (III	DLE): Core Of	f, Clock on B	ase Curren	it (Note 1)
DC30a	3	13	mA	4 MHz (Note 3)
DC31a	4	15	mA	10 MHz
DC32a	13	23	mA	60 MHz (Note 3)
DC33a 25 35			mA	120 MHz (Note 3)

Note 1: The test conditions for IIDLE current measurements are as follows:

 Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)

- · OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled, VUSB3V3 is connected to VDD
- PBCLKx divisor = 1:2 ('x' =/= 1,6,7), PBCLK6 = 1:4, PBCLK1 and PBCLK7 = 1:1
- CPU is in Idle mode (CPU core Halted)
- · Prefetch module is disabled
- No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is '0' (i.e., clocks enabled)
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- IOANCPEN (CFGCON<7>) = 0, I/O Analog Charge Pump disabled
- AICPMPEN (ADCCON1><12>) = 0, ADC Input Charge Pump disabled
- 2: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.





TABLE 36-37: QUADRATURE DECODER TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾		Тур. ⁽²⁾	Max.	Units	Conditions	
TQ30	TQUL	Quadrature Input Low Time		6 TCY	—	ns	_	
TQ31	ΤουΗ	Quadrature Input High Time		6 Tcy		ns	—	
TQ35	ΤουΙΝ	Quadrature Input Period		12 TCY	—	ns	—	
TQ36	ΤουΡ	Quadrature Phase Period		3 TCY	—	ns	—	
TQ40	TQUFL	Filter Time to Recognize Low with Digital Filter	Ι,	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	
TQ41	TqufH	Filter Time to Recognize Hig with Digital Filter	h,	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits.



FIGURE 36-19: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 36-46: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.2V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions	
PM11	Twr	PMWR Pulse Width	_	1 TPBCLK2	_		—	
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	2 TPBCLK2	—	—	_	
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)		1 TPBCLK2			_	

Note 1: These parameters are characterized, but not tested in manufacturing.

NOTES: