

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Product Status	Obsolete
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	77
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 42x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk1024gpd100-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER 3-1: CONFIG: CONFIGURATION REGISTER; CP0 REGISTER 16, SELECT 0

- bit 2-0 K0<2:0>: Kseg0 Coherency Algorithm bits
 - 000 = Reserved
 - 001 = Reserved
 - 010 = Instruction Prefetch uncached (Default)
 - 011 = Instruction Prefetch cached (Recommended)
 - 100 = Reserved
 - •
 - •
 - •
 - 111 = Reserved

TABLE 4-7: SYSTEM BUS REGISTER MAP

ess											Bits								
Virtual Addre (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31.16	_	_	_		_			_	_								0000
)510	SBFI AG	01.10																	0000
	081 2110	15:0	—	—	-	—	_	—	—	—	_	—	—	—	T3PGV	T2PGV	T1PGV	T0PGV	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: SYSTEM BUS TARGET 0 REGISTER MAP

			Bits																
Virtual Addre (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
8020		31:16	MULTI	_				CODE	<3:0>		_		—		—		—	—	0000
0020	SBIULEOUT	15:0				INI	TID<7:0>					REGIO	N<3:0>		—	C	MD<2:0>		0000
8024	SBTOELOG2	31:16	—	—		_	—	_	_	—	—	_			—	_	—		0000
0024	ODIVEEOOZ	15:0	—	—		_	—	—	—	—	—	—	—	_	—	_	GROU	P<1:0>	0000
8028	SBTOECON	31:16	—	—	—	—	—	-	—	ERRP	—	_	—	—	—	_	—	—	0000
0020	OBIOLOGI	15:0	_	—	_	—	—	_	—	—	—	_	—	_	—	_	—	—	0000
8030	SBT0ECLRS	31:16	_	—	_	_	—	_	_	—	_	_	_	_	—	_	—		0000
	02.0202.00	15:0	—	—	_	_	—	—	—	—	—	_	—	_	—	_	—	CLEAR	0000
8038	SBT0FCI RM	31:16	_	—	_	_	—	_	_	—	—	_	—	_	—	_	—	_	0000
	0210202	15:0	—		_	—	—	—	—	—	_	—	—	_	—	—	—	CLEAR	0000
8040	SBT0REG0	31:16								BAS	SE<21:6>								XXXX
		15:0			BA	\SE<5:0>			PRI	—			SIZE<4:0	>			—	—	XXXX
8050	SBT0RD0	31:16	_	—	—	—	—	_	—	—	—	—	—	—	—	—	—	—	XXXX
		15:0	_	_	_	_	—	_	_	—	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
8058	SBT0WR0	31:16	_	—		_	_	_	_	_	_	_	_		-	-	—	-	XXXX
		15:0	—		_	—	—	—	—	-	_	—		_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
8060	SBT0REG1	31:16								BAS	SE<21:6>								XXXX
		15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0	>			_		XXXX
8070	SBT0RD1	31:16	_				_		_	_	_	_			—	-	—	_	XXXX
		15:0	_				_		_	_	_	_			GROUP3	GROUP2	GROUP1	GROUPO	XXXX
8078	SBT0WR1	31:16	_	_	_	_	_	_	_	_	_	_	_		-	-	—	—	XXXX
ĻĻĻ		15:0	—		—	—	— (a) D	—	—	—	_	—	—	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX

Note:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

PIC32MK GP/MC Family

TABLE 4-11: SYSTEM BUS TARGET 3 REGISTER MAP

ess		a	Bits																
Virtual Addr (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	MULTI	_	_	_		CODE	<3:0>		_		—	—	—	—	_	—	0000
8020	SBISELUGI	15:0				INI	FID<7:0>					REGIO	N<3:0>		—	C	MD<2:0>		0000
80.24		31:16		—		—	_	_	_		—		_	_	-	_	_	_	0000
0024	SBISELOGZ	15:0	_	_	_	—	—	—	—	—	—	-	—	—	—	—	GROU	P<1:0>	0000
80.28	SBT3ECON	31:16	—	—	_	_			—	ERRP	_	_		_	_	_		—	0000
0020	OBTOLOON	15:0	—	—	_	—	_	—	—	—	—	_	_	—	_	_	—	—	0000
8C30	SBT3ECLRS	31:16	_	_	—	—	—	—	—	_	—	—	—	—	—	—	—	—	0000
		15:0	—	—		_			_	—	_			_		_		CLEAR	0000
8C38	SBT3ECLRM	31:16		_	—	—	—	—	—	—	_	—	—	—	—	—	—	—	0000
		15:0	_	—	—	_	—	—		—	—	—	_	—	—	—	—	CLEAR	0000
8C40	SBT3REG0	31:16								BAS	SE<21:6>								XXXX
		15:0			BA	ASE<5:0>			PRI	_			SIZE<4:0	>		_			xxxx
8C50	SBT3RD0	31:16	_	_			_		_				_	_		-			xxxx
		15:0		_						_					GROUP3	GROUPZ	GROUPT	GROUPU	XXXX
8C58	SBT3WR0	31.10		_						_									XXXX
		15.0	_	—	—	_	_	_	_	— 			_	_	GROUFS	GROUFZ	GROUPT	GROUFU	XXXX
8C60	SBT3REG1	15.0			R4	SE<5:0>			PRI		32721.02		SI7E<4.0	>		_	_		~~~~
		31.16		_			_	_	_			_			_				~~~~
8C70	SBT3RD1	15.0		_		_	_	_			_			_	GROUP3	GROUP2	GROUP1	GROUP0) xxxx
		31:16			_			_						_	_	_	_	_	xxxx
8C78	SBT3WR1	15:0		_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0) xxxx
		31:16								BAS	SE<21:6>								xxxx
8C80	SBT3REG2	15:0			BA	ASE<5:0>			PRI				SIZE<4:0	>		_	_	_	xxxx
	0070000	31:16	_	_	_	—	—	—	_	_	_	_	—	_	—	_	_	_	xxxx
8C90	SB13RD2	15:0	—	—	—	—	—	—	—	—	_	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
0000		31:16	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	xxxx
90,98	2813WK2	15:0		_	_	_	_	_	_	_	_		_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

PIC32MK GP/MC Family

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

REGISTER 4-9: SBTxRDy: SYSTEM BUS TARGET 'x' REGION 'y' READ PERMISSIONS REGISTER ('x' = 0-3; 'y' = 0-2)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	-	—	_	_	—	—	-
7:0	U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
7:0	_		_		GROUP3	GROUP2	GROUP1	GROUP0

Legend:

3		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 31-4 Unimplemented: Read as '0'

bit 3 GROUP3: Group 3 Read Permissions bits 1 = Privilege Group 3 has read permission 0 = Privilege Group 3 does not have read permission bit 2 GROUP2: Group 2 Read Permissions bits 1 = Privilege Group 2 has read permission 0 = Privilege Group 2 does not have read permission GROUP1: Group 1 Read Permissions bits bit 1 1 = Privilege Group 1 has read permission 0 = Privilege Group 1 does not have read permission bit 0 GROUP0: Group 0 Read Permissions bits 1 = Privilege Group 0 has read permission 0 = Privilege Group 0 does not have read permission

Note 1: Refer to Table 4-6 for the list of available targets and their descriptions.
2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for more information.

TABLE 8-4:	INTERRUPT REGISTER M	MAP (CONTINUED)
------------	----------------------	-----------------

ress)	20	e								В	its								s
Virtual Add (BF81_#	Registe Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	055040	31:16	_	_	_	_	_	-	_	-	-	-	—	—	_	—	VOFF<	17:16>	0000
0600	OFF048	15:0								VOFF<15:1	>		•		•			—	0000
0004	055040	31:16	_	_	_	_	_	_	_	_	_	_	—	—	_	_	VOFF<	17:16>	0000
0604	0FF049	15:0								VOFF<15:1	>							—	0000
0609	055050	31:16	_	_	_	—	_	_	_	_	_	—	—	—	—	_	VOFF<	17:16>	0000
0000	066030	15:0								VOFF<15:1	>							—	0000
0600		31:16	_	_	_	_	_	_	_	_	_	_	—	—	_	_	VOFF<	17:16>	0000
0000	066001	15:0								VOFF<15:1	>							—	0000
0610	055052	31:16	—	—	_	_	_	_	_	—	_	_	—	—	—	—	VOFF<	17:16>	0000
0010	OFF052	15:0								VOFF<15:1	>							—	0000
0614	055052	31:16	—	—	_	-	_			_			—	—	_	_	VOFF<	17:16>	0000
0014	OFF055	15:0								VOFF<15:1	>							—	0000
0619	055054	31:16	—	_	_	-	_			_			—	—	_	_	VOFF<	17:16>	0000
0010	011034	15:0								VOFF<15:1	>							—	0000
0610	OEE055	31:16	—	_	_	-	_			_			-	-	—	_	VOFF<	17:16>	0000
0010	011055	15:0		-	-					VOFF<15:1	>	-	-	-	-			—	0000
0620	OFE056	31:16	—	_		—	_	_	_	_	_	_	—	—	—	_	VOFF<	17:16>	0000
0020	011000	15:0								VOFF<15:1	>							—	0000
0624	OFF057	31:16	_	_		—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0021	011007	15:0								VOFF<15:1	>							—	0000
0620	OFF059	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0020	011000	15:0								VOFF<15:1	>							—	0000
0630	OFF060	31:16	—	—	_	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0000	011000	15:0								VOFF<15:1	>							—	0000
0634	OFF061	31:16	_	_		—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
3004	511001	15:0								VOFF<15:1	>							<u> </u>	0000
0638	OFF062	31:16	_	—	—	—	—	_	—	—	_	—	—	—	—	—	VOFF<	17:16>	0000
0000	011002	15:0								VOFF<15:1	>							-	0000

Legend:

x = unknown value on Reset; ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

PIC32MK GP/MC Family

This bit is not available on 64-pin devices. 2:

3: This bit is not available on devices without a CAN module.

4: This bit is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.

7: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	—	—	—	—	—	—	—	—				
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	—	—	—	—	—	—	—	—				
45.0	R/W-1	U-0	U-0	U-0	R-1	U-0	U-0	U-0				
15:8	ON ⁽¹⁾	—	—	—	PBDIVRDY	—	—	—				
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1 ⁽²⁾				
7:0	_	PBDIV<6:0>										

REGISTER 9-7: PBxDIV: PERIPHERAL BUS 'x' CLOCK DIVISOR CONTROL REGISTER ('x' = 1-7)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Peripheral Bus 'x' Output Clock Enable bit⁽¹⁾
 - 1 = Output clock is enabled
 - 0 = Output clock is disabled
- bit 14-12 Unimplemented: Read as '0'

bit 11 **PBDIVRDY:** Peripheral Bus 'x' Clock Divisor Ready bit

- 1 = Clock divisor logic is not switching divisors and the PBxDIV<6:0> bits may be written
- 0 = Clock divisor logic is currently switching values and the PBxDIV<6:0> bits cannot be written

bit 10-7 Unimplemented: Read as '0'

bit 6-0 **PBDIV<6:0>:** Peripheral Bus 'x' Clock Divisor Control bits 1111111 = PBCLKx is SYSCLK divided by 128 1111110 = PBCLKx is SYSCLK divided by 127

- .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .<
- **Note 1:** The clock for Peripheral Bus 1 and Peripheral Bus 7 cannot be turned off. Therefore, the ON bit in the PB1DIV register and the PB7DIV register cannot be written as a '0'.
 - 2: The default value for CPU clock PB7DIV Lsb = 0, where PB7CLK = SYSCLK (PB7DIV is read-only).

Note: Writes to this register require an unlock sequence. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

REGISTER 14-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 5-4 **TCKPS<1:0>:** Timer Input Clock Prescale Select bits
 - 11 = 1:256 prescale value
 - 10 = 1:64 prescale value
 - 01 = 1:8 prescale value
 - 00 = 1:1 prescale value
- bit 3 Unimplemented: Read as '0'
- bit 2 **TSYNC:** Timer External Clock Input Synchronization Selection bit <u>When TCS = 1:</u> 1 = External clock input is synchronized 0 = External clock input is not synchronized <u>When TCS = 0:</u> This bit is ignored.
- bit 1 **TCS:** Timer Clock Source Select bit 1 = External clock is defined by the TECS<1:0> bits 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'

16.0 DEADMAN TIMER (DMT)

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog, Deadman, and Power-up Timers" (DS60001114), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The primary function of the Deadman Timer (DMT) is to reset the processor in the event of a software malfunction. The DMT is a free-running instruction fetch timer, which is clocked whenever an instruction fetch occurs until a count match occurs. Instructions are not fetched when the processor is in Sleep mode.

The DMT consists of a 32-bit counter with a time-out count match value as specified by the DMTCNT<3:0> bits in the DEVCFG1 Configuration register.

A Deadman Timer is typically used in mission critical and safety critical applications, where any single failure of the software functionality and sequencing must be detected.

Figure 16-1 shows a block diagram of the Deadman Timer module.



FIGURE 16-1: DEADMAN TIMER BLOCK DIAGRAM

REGISTER 24-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER (CONTINUED) bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits⁽²⁾ 1111111 = Alarm will trigger 256 times .</



REGISTER 25-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 20-16 STRGSRC<4:0>: Scan Trigger Source Select bits
 - 11111 = Reserved
 - 11110 = Reserved
 - 11101 = PWM Generator 6 Current-Limit (Motor Control only)
 - 11100 = PWM Generator 5 Current-Limit (Motor Control only)
 - 11011 = PWM Generator 4 Current-Limit (Motor Control only)
 - 11010 = PWM Generator 3 Current-Limit (Motor Control only) 11001 = PWM Generator 2 Current-Limit (Motor Control only)
 - 11000 = PWM Generator 1 Current-Limit (Motor Control only)
 - 10111 = Reserved
 - 10110 = Reserved
 - 10101 = Reserved
 - 10100 = CTMU trip
 - 10011 = Output Compare 4 period end
 - 10010 = Output Compare 3 period end
 - 10001 = Output Compare 2 period end
 - 10000 = Output Compare 1 period end
 - 01111 = PWM Generator 6 trigger (Motor Control only)
 - 01110 = PWM Generator 5 trigger (Motor Control only)
 - 01101 = PWM Generator 4 trigger (Motor Control only)
 - 01100 = PWM Generator 3 trigger (Motor Control only)
 - 01011 = PWM Generator 2 trigger (Motor Control only)
 - 01010 = PWM Generator 1 trigger (Motor Control only)
 - 01001 = Secondary PWM time base (Motor Control only)
 - 01000 = Primary PWM time base (Motor Control only)
 - 00111 = General Purpose Timer5
 - 00110 = General Purpose Timer3
 - 00101 = General Purpose Timer1
 - 00100 = INTO
 - 00011 = Scan trigger
 - 00010 = Software level trigger
 - 00001 = Software edge trigger
 - 00000 = No Trigger
 - **Note:** These triggers only apply to implemented analog inputs AN32-AN53. For AN0-AN27 refer to ADCTRG1-ADCTRG7.
- bit 15 ON: ADC Module Enable bit
 - 1 = ADC module is enabled
 - 0 = ADC module is disabled
 - Note: The ON bit should be set only after the ADC module has been configured.
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode

REGISTER 25-2: ADCCON2: ADC CONTROL REGISTER 2 (CONTINUED)

The ADCDIV<6:0> bits divide the ADC control clock (TQ) to generate the clock for the Shared ADC, ADC7 (TAD7).

REGISTER 25-15: ADCCMPENx: ADC DIGITAL COMPARATOR 'x' ENABLE REGISTER ('x' = 1 THROUGH 4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
51.24	—	—	—	—	CMPE27	CMPE26	CMPE25	CMPE24
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19	CMPE18	CMPE17	CMPE16
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 Unimplemented: Read as '0'

bit 27-0 CMPE27:CMPE0: ADC Digital Comparator 'x' Enable bits

These bits enable conversion results corresponding to the Analog Input to be processed by the Digital Comparator. CMPE0 enables AN0, CMPE1 enables AN1, and so on.

Note 1: This bit is not available on 64-pin devices.

CMPEx = ANx, where 'x' = 0-31 (Digital Comparator inputs are limited to AN0 through AN31).
 Changing the bits in this register while the Digital Comparator is enabled (ENDCMP = 1) can result in unpredictable behavior.

REGISTER 25-26: ADCCMPCONx: ADC DIGITAL COMPARATOR 'x' CONTROL REGISTER ('x' = 2 THROUGH 4) (CONTINUED)

- bit 5 DCMPED: Digital Comparator 'x' "Output True" Event Status bit The logical conditions under which the digital comparator gets "True" are defined by the IEBTWN, IEHIHI, IEHILO, IELOHI and IELOLO bits. This bit is cleared by reading the AINID<5:0> bits (ADCCMPCONx<13:8>) or by disabling the Digital Comparator module (by setting ENDCMP to '0'). 1 = Digital Comparator 'x' output true event has occurred (output of Comparator is '1') 0 = Digital Comparator 'x' output is false (output of Comparator is '0') bit 4 IEBTWN: Between Low/High Digital Comparator 'x' Event bit 1 = Generate a digital comparator event when the DCMPLO<15:0> bits \leq DATA<31:0> bits < DCMPHI<15:0> bits 0 = Do not generate a digital comparator event IEHIHI: High/High Digital Comparator 'x' Event bit bit 3 1 = Generate a Digital Comparator 'x' Event when the DCMPHI<15:0> bits \leq DATA<31:0> bits 0 = Do not generate an event IEHILO: High/Low Digital Comparator 'x' Event bit bit 2 1 = Generate a Digital Comparator 'x' Event when the DATA<31:0> bits < DCMPHI<15:0> bits 0 = Do not generate an event bit 1 IELOHI: Low/High Digital Comparator 'x' Event bit 1 = Generate a Digital Comparator 'x' Event when the DCMPLO<15:0> bits \leq DATA<31:0> bits 0 = Do not generate an event IELOLO: Low/Low Digital Comparator 'x' Event bit bit 0 1 = Generate a Digital Comparator 'x' Event when the DATA<31:0> bits < DCMPLO<15:0> bits 0 = Do not generate an event
- Note 1: This setting is not available on 64-pin devices.

27.2 Comparator Interface

The Comparators also have both their inverting and non-inverting inputs accessible via device pins. The non-inverting input pins can be connected to an internal 12-bit CDAC to generate a precise reference or to an external reference through a pin. These references can be individually selected for each comparator module. The inverting inputs can be connected to one of four external pins or internally to outputs of the Op amps. The Comparator outputs can be entirely disabled from appearing on the output pins, which relieves a pin for other uses, remapped to different pins via the peripheral pin select module, and selected to active-high or active-low polarity.

In Comparator modules that do not implement the Op amp, the Comparator module has a different input selection configuration.

The stand-alone Comparator implements a 4×1 multiplexer at the inverting input to enable selection of the desired signal to compare against the non-inverting input. Up to three outputs of Op amps can be internally connected to the Comparator via the multiplexer.

The Comparator may be enabled or disabled using the corresponding ON bit (CMxCON<15>) in the Op amp/ Comparator Control register. When the Comparator is disabled, the corresponding trigger and interrupt generation is disabled as well.

It is recommended to first configure the CMxCON register with all bits to the desired value, and then set the ON bit. When not used, the Comparator should be disabled expressly by writing a '0' to the ON bit.

27.3 Comparator Output Blanking

Comparator output blanking is a feature that is only available on PIC32MK Motor Control (i.e., PIC32MKXXMCXX) devices. The outputs of the Comparators can be further blanked/masked based on external events for programmable durations. This feature can be very useful in reducing the interrupt or trigger frequencies. It is primarily used to select Comparator events (interrupts and triggers) synchronized to desired edge transitions on external digital signals such as the PWM outputs from the MCPWM module. A prudent choice of these external signals has potential to greatly simplify software where otherwise extra software logic will be needed to arbitrate for the desired event source. Refer to the Comparator Mask Control Register, CMxMSKCON (Register 27-3), for details on the 16 different external signals that can be used for masking.

The logic AND, logic OR and multiplexer blocks shown in Figure 27-6 can be visualized as built-in programmable array logic used to reject the unwanted transitions of the comparator output. For each Comparator, the multiplexers A, B, and C can logically AND or OR either the positive or negative levels (edges) of the 16 different external signals. The outputs of the multiplexers can then be ANDed or ORed together with the AND logic outputs of the multiplexers being further capable of selection for positive or negative transitions as shown in the diagram. For a detailed usage of the output blanking feature, refer to **Section 39. "Op Amp/Comparator**" (DS60001178) of the *"PIC32 Family reference Manual"*.



FIGURE 27-6: USER PROGRAMMABLE BLANKING FUNCTION DIAGRAM

31.1 PWM Faults

The PWM module incorporates multiple external Fault inputs to include FLT1 and FLT2, which are remappable using the PPS feature, and FLT15, which has been implemented with Class B safety features, and is available on a fixed pin at reset for Fault detection.

Fault pins are selectable for active level (active high or low). FLT pins provide a safe and reliable way to shut down the PWM outputs, tri-state, when the Fault input is asserted. Therefore, the user should provide the necessary external pull-up or pull-down to disable the high or low side FETs in motor control applications.

31.1.1 PWM FAULTS AT RESET

During any reset event, the PWM module maintains ownership of the Class B fault FLT15. At reset, this fault is enabled in latched mode to guarantee the fail-safe power-up of the application. The application software must clear the PWM fault before enabling the High-Speed Motor Control PWM module. To clear the fault condition, the FLT15 pin must first be pulled low externally or the internal pull down resistor in the CNPDx register can be enabled.

Note: The Fault mode may be changed using the FLTMOD<1:0> bits (IOCONx<17:16>) regardless of the state of FLT15.

31.1.2 WRITE-PROTECTED REGISTERS

Write protection is implemented for the IOCONx register. The write protection feature prevents any inadvertent writes. This protection feature can be controlled by the PWMLOCK Configuration bit (DEVCFG3<20>). The default state of the write protection feature is disabled (PWMLOCK = 1). The write protection feature can be enabled by configuring the PWMLOCK = 0.

To gain write access, the application software must write two consecutive values of (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. Every write to the IOCONx register requires a prior unlock operation.

The unlocking sequence is described in Example 31-1.

Figure 31-2 shows the register interconnection diagram for the Motor Control PWM module.

EXAMPLE 31-1: PWM WRITE-PROTECTED REGISTER UNLOCK SEQUENCE

```
Untested Code - For Information Purposes Only
; In the default Reset state, the FLT15 pin must be pulled low externally to clear and disable
; the fault.
; Writing to IOCONx register requires unlock sequence
di
       v1
ehb
                          ;Disable interrupts
mov
       #0xXXXX,r3
                          ;Move desired IOCON4 register data to r3 register
mov
       #0xabcd,r1
                          ;Load first unlock key to r1 register
       #0x4321,r2
                          ;Load second unlock key to r2 register
mov
       rl, PWMKEY
                          ;Write first unlock key to PWMKEY register
mov
       r2, PWMKEY
                          ;Write second unlock key to PWMKEY register
mov
mov
       r3,IOCON4
                          ;Write desired value to IOCON SFR for channel 4
mfc0
       v0,c0_status
ori
       v0,v0,0x1
mtc0
       v0,c0_status
ehb
                          ;Re-enable Interrupts
```

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	—	—	—	—	—	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	—	—	—	—	—	
15:8	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	—	DTR<13:8>						
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	DTR<7:0>								

REGISTER 31-16: DTRx: PWM DEAD TIME REGISTER 'x' ('x' = 1 THROUGH 12)

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 DTR<13:0>: Unsigned 14-bit Dead Time Value for PWMxH Dead Time Unit bits

These bits specify the leading edge dead time count between the PWMxH and PWMxL. The time base for the count is the same as for the PWM generator.

The dead time period is typically set equal to the switching times of the power transistors in the application circuits. It is specifically intended for use in Complementary Output mode. The use of dead time in any other mode may generate unexpected or unpredictable results. If the duty cycle value in the DC register equals '0', or is greater than or equal to the Period, dead time compensation is ignored. The values for Duty Cycle + Dead Time + Dead Time Compensation must not exceed the value for the Period register minus 1. If the sum exceeds the Period Register minus 1, unexpected results may occur. The values for Duty Cycle + Dead Time - Dead Time Compensation must be greater than '0', or unexpected results may occur.



FIGURE 32-1: LOW-POWER DEVICE BLOCK DIAGRAM

DC CHARACTERISTICS ⁽³⁾			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.2V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param. No.	Sym.	Characteristics	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
D130	Eр	Cell Endurance	20,000		—	E/W	—
D131	Vpr	VDD for Read	VDDMIN	—	VDDMAX	V	—
D132	VPEW	VDD for Erase or Write	VDDMIN		VDDMAX	V	—
D134	Tretd	Characteristic Retention	20		_	Year	—
D135	Iddp	Supply Current during Programming	_	_	30	mA	—
D136	Trw	Row Write Cycle Time (Notes 2, 4)	—	72000	—	FRC Cycles	—
D137	Tqww	Quad Word Write Cycle Time (Note 4)	_	773	—	FRC Cycles	—
D138	Tww	Word Write Cycle Time (Note 4)	—	135	—	FRC Cycles	—
D139	TCE	Chip Erase Cycle Time (Note 4)	_	403200	—	FRC Cycles	—
D140	TPFE	Combined Upper Plus Lower Flash Panels Erase Cycle Time (both Boot Flash excluded) (Note 4)	_	256909	_	FRC Cycles	_
D141	Трве	Single Panel Flash Erase Cycle Time (either Upper or Lower Panel, excluding both Boot Flash) (Note 4)	_	134400	_	FRC Cycles	_
D142	TPGE	Page Erase Cycle Time (Note 4)	—	134400	—	FRC Cycles	_
D143	TFLPU	NVM Power-up Delay			10	μs	

TABLE 36-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: The minimum PBCLK5 for row programming is 4 MHz.

- **3:** Refer to the *"PIC32 Flash Programming Specification"* (DS60001145) for operating conditions during programming and erase cycles.
- 4: This parameter depends on FRC accuracy (see Table 36-17) and FRC tuning values (see the OSCTUN register: Register 9-2).

TABLE 36-13: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATES

DC CHARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.2V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Required Flash Wait States ⁽¹⁾	FSYSCLK	Units	Conditions		
1 Wait states	0 < SYSCLK ≤ 60				
2 Wait state	$60 < SYSCLK \le 80$	MHz	—		
3 Wait states	80 < SYSCLK ≤ 120				

Note 1: To use Wait states, the Prefetch module must be enabled (PREFEN<1:0> \neq 00) and the PFMWS<2:0> bits must be written with the desired Wait state value.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016-2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-2855-8