

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	48
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 26x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk1024gpe064-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 6: PIN NAMES FOR 100-PIN MOTOR CONTROL (MCF) DEVICES (CONTINUED)

10	0-PIN TQFP (TOP VIEW)		
	PIC32MK0512MCF100 PIC32MK1024MCF100		100
Pin #	Full Pin Name	Pin #	Full Pin Name
71	DAC2/AN48/CVD48/RPC10/PMPA14/PSPCS/RC10	86	VDD
72	OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/INT0/RB7	87	RPF0/PWM11H/PMPD11/RF0
73	SOSCI/RPC13 ⁽⁴⁾ /RC13 ⁽⁴⁾	88	RPF1/PWM11L/PMPD10/RF1
74	SOSCO/RPB8 ⁽⁴⁾ /RB8 ⁽⁴⁾	89	RPG1/PMPD9/RG1
75	Vss	90	RPG0/PMPD8/RG0
76	TMS/OA5IN-/AN27/CVD27/C5IN1-/RPB9/RB9	91	TRCLK/PMPA18/RF6
77	RPC6/USBID2/PMPA16/RC6	92	TRD3/PMPA19/RF7
78	RPC7/PMPA17/RC7	93	RPB10/PWM3H/PMPD0/RB10
79	PMPD12/RD12	94	RPB11/PWM9H/PWM3L/PMPD1/RB11
80	PMPD13/RD13	95	TRD2/PMPA20/RG14
81	RPC8/PMPWR/PSPWR/RC8	96	TRD1/RPG12/PMPA21/RG12
82	RPD5/PWM12H/PMPRD/PSPRD/RD5	97	TRD0/PMPA22/RG13
83	RPD6/PWM12L/PMPD14/RD6	98	RPB12/PWM2H/PMPD2/RB12
84	RPC9/PMPD15/RC9	99	RPB13/PWM8H/PWM2L/CTPLS/PMPD3/RB13
85	Vss	100	TDO/PWM4H/PMPD4/RA10

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 13.3 "Peripheral Pin Select (PPS)" for restrictions.

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See 13.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.

4: Functions are restricted to input functions only and inputs will be slower than standard inputs.

5: The I²C library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the I²C master/slave clock. (i.e., SCL).

6: The I²C library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the I²C data I/O, (i.e., SDA).

2.8 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k resistor and configuring the pin as an input.

2.9 Considerations When Interfacing to Remotely Powered Circuits

2.9.1 NON-5V TOLERANT INPUT PINS

A quick review of the absolute maximum rating section in **36.0** "Electrical Characteristics" will indicate that the voltage on any non-5v tolerant pin may not exceed VDD + 0.3V unless the input current is limited to meet the respective injection current specifications defined by parameters DI60a, DI60b, and DI60c in **Table 36-10**: "DC Characteristics: I/O Pin Input Injection current Specifications". Figure 2-5 shows an example of a remote circuit using an independent power source, which is powered while connected to a PIC32 non-5V tolerant circuit that is not powered.

FIGURE 2-5: PIC32 NON-5V TOLERANT CIRCUIT EXAMPLE



TABLE 4-2: BOOT FLASH 1 SEQUENCE AND CONFIGURATION WORDS SUMMARY

SS				Bits															
Virtual Addre (BFC4_#)	Register Name	Bit Range	31/15	15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0													All Reset		
3FC0	BF1DEVCFG3	31:0																	xxxx
3FC4	BF1DEVCFG2	31:0																	xxxx
3FC8	BF1DEVCFG1	31:0							Note: So	a Tabla 22	1 for the h	it dooorinti							xxxx
3FCC	BF1DEVCFG0	31:0							Note. Se			it description	5115.						xxxx
3FDC	BF1DEVCP	31:0																	xxxx
3FEC	BF1DEVSIGN	31:0																	xxxx
2550		31:16								CSEQ	<15:0>								xxxx
3660	DI IOLQ	15:0								TSEQ	<15:0>								xxxx
Legen				1000	ived, iead	as 1.1(es				-									
Legen	LE 4-3: B		FLASH	2 SEQ	UENCE	AND C	ONFIG	URATIC		RDS SU	JMMAR	Y							
Virtual Address Virtual Address (BFC6_#)	LE 4-3: B	Bit Kange	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9	RDS SU Bi 24/8	JMMAR its 23/7	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
TABI Virtual Address (BFC6_#) 3EC0	LE 4-3: B	Bit Kaude Bit Kaude 31:0	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9	RDS SU B 24/8	JMMAR its 23/7	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
Legen TABI (BFC6_#) 3FC0 3FC4	LE 4-3: B	Bit Kange Bit Kange 31:0 31:0	51/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9	RDS SL Bi 24/8	JMMAR its 23/7	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
Legen TABI Nitral Yddress (BFC6 #) 3FC0 3FC4 3FC8	LE 4-3: B bigging bigging big	Bit Kange Bit Kange 31:0 31:0 31:0 31:0	51/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9	RDS SL Bi 24/8	JMMAR its 23/7	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets
Legen TABI Nitrual Address (BFC6 #) 3FC4 3FC8 3FCC 3FC4	LE 4-3: B BF2DEVCFG3 BF2DEVCFG2 BF2DEVCFG1 BF2DEVCFG0	Bit Kange Bit Kange 31:0 31:0 31:0 31:0 31:0	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9 Note: Se	24/8	JMMAR its 23/7 -1 for the b	Y 22/6 it description	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets
Legen TABI Nittnal Address SFCC 3FCC 3FCC 3FCC 3FCC 3FDC	BF2DEVCFG3 BF2DEVCFG3 BF2DEVCFG1 BF2DEVCFG0 BF2DEVCPG0 BF2DEVCP	Bit Kange Bit Kange 31:0 31:0 31:0 31:0 31:0 31:0	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9 Note: Se	24/8	JMMAR its 23/7 -1 for the b	Y 22/6 it descriptio	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets
Legen TABI Nittnal Address SFCC 3FCC 3FCC 3FCC 3FCC 3FCC	BF2DEVCFG3 BF2DEVCFG3 BF2DEVCFG1 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCP BF2DEVCP BF2DEVCSIGN	Bit Kange Bit Kange 31:0 31:0 31:0 31:0 31:0 31:0 31:0	FLASH 31/15	30/14	UENCE 29/13	28/12	27/11	URATIC 26/10	25/9 Note: Se	24/8	JMMAR its 23/7 -1 for the b	Y 22/6 it descriptio	21/5	20/4	19/3	18/2	17/1	16/0	AIL Resets
Legen TABI Situal Address Internal Addre	BF2DEVCFG3 BF2DEVCFG3 BF2DEVCFG1 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0 BF2DEVCFG0	Bit Kande Bit Kande 31:0 31:0 31:0 31:0 31:16	FLASH 31/15	30/14	29/13	28/12	27/11	URATIC 26/10	25/9 Note: Se	24/8 24/8 ee Table 33	JMMAR its 23/7 -1 for the b <15:0>	Y 22/6	21/5	20/4	19/3	18/2	17/1	16/0	AII Resets

PIC32MK GP/MC Family

Legend: x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31.24	—	—	_	—	—		DMTO	WDTO
22.16	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0, HS, HC	R/W-0
23.10	SWNMI	—	—	—	GNMI	—	CF	WDTS
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				NMIC	NT<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				NMIC	NT<7:0>			

REGISTER 7-3: RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER

Legend:	HC = Hardware Clear		HS = Hardware Set
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-26 **Unimplemented:** Read as '0'

- bit 25 **DMTO:** Deadman Timer Time-out Flag bit
 - 1 = DMT time-out has occurred and caused a NMI
 - 0 = DMT time-out has not occurred

Setting this bit will cause a DMT NMI event, and NMICNT will begin counting.

- bit 24 WDTO: Watchdog Timer Time-Out Flag bit
 - 1 = WDT time-out has occurred and caused a NMI
 - 0 = WDT time-out has not occurred

Setting this bit will cause a WDT NMI event, and MNICNT will begin counting.

- bit 23 SWNMI: Software NMI Trigger.
 - 1 = An NMI will be generated
 - 0 = An NMI will not be generated

bit 22-20 Unimplemented: Read as '0'

- bit 19 GNMI: General NMI bit
 - 1 = A general NMI event has been detected or a user-initiated NMI event has occurred
 - 0 = A general NMI event has not been detected

Setting GNMI to a '1' causes a user-initiated NMI event. This bit is also set by writing 0x4E to the NMIKEY<7:0> (INTCON<31:24>) bits.

bit 18 Unimplemented: Read as '0'

bit 17 **CF:** Clock Fail Detect bit

- 1 = FSCM has detected clock failure and caused an NMI
- 0 = FSCM has not detected clock failure
 - Note: On a clock fail event if enabled by the FCKSM<1:0> bits (DEVCFG1<15:14>) = `0b11, this bit and the RNMICON<CF> bit will be set. The user software must clear both the bits inside the CF NMI before attempting to exit the ISR. Software or hardware settings of the CF bit (OSCCON<3>) will cause a CF NMI event and an automatic clock switch to the FRC provided the FCKSM<1:0> = '0b11. Unlike the CF bit (OSCCON<3>), software or hardware settings of the CF bit (RNMICON<17>) will cause a CF NMI event but will not cause a clock switch to the FRC. After a Clock Fail event, a successful user software clock switch if implemented, hardware will automatically clear the CF bit (RNMICON<17>), but not the CF bit (OSCCON<3>). The CF bit (OSCCON<3>) must be cleared by software using the OSCCON register unlock procedure.
- **Note 1:** When a Watchdog Timer NMI event (when not in Sleep mode) or a Deadman Timer NMI event is triggered the NMICNT will start decrementing. When NMICNT reaches zero, the device is Reset. This NMI reset counter is only applicable to these two specific NMI events.
- Note: The system unlock sequence must be performed before the SWRST bit is written. Refer to the Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				CHSSA<	31:24>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10				CHSSA<	23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHSSA	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHSSA	<7:0>			

REGISTER 11-10: DCHxSSA: DMA CHANNEL x SOURCE START ADDRESS REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHSSA<31:0> Channel Source Start Address bits Channel source start address. Note: This must be the physical address of the source.

REGISTER 11-11: DCHxDSA: DMA CHANNEL x DESTINATION START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				CHDSA<	31:24>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:10				CHDSA<	23:16>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHDSA	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHDSA	<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHDSA<31:0>: Channel Destination Start Address bits Channel destination start address.

Note: This must be the physical address of the destination.

TABLE 13-10: PORTE REGISTER MAP FOR 64-PIN DEVICES ONLY

SSS		Bits																	
Virtual Addre (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400	ANSELE	31:16	—	—	_	—	—	_		—	_	—	—	—	_	-	-	—	0000
0100	, atolee	15:0	ANSE15	ANSE14	ANSE13	ANSE12	—	—	_	—	_	—	—	—	_	—	—	—	F000
0410	TRISE	31:16	—		_	—	_	_	_		_	_	_	_	_	_		_	0000
00		15:0	TRISE15	TRISE14	TRISE13	TRISE12	—	_	_	_	—	_	—	_	_	_	—	_	F000
0420	PORTE	31:16	—	—	_	—	—	_	_	_	—	_	—	_	_	_	—	_	0000
0.20		15:0	RE15	RE14	RE13	RE12	—	_	-	—	—	—	—	—	_	—	—	—	xxxx
0440	LATE	31:16	—	—	—	—	—	_	-	—	—	—	—	—	_	—	—	—	0000
00	2,2	15:0	LATE15	LATE14	LATE13	LATE12	—	_	-	—	—	—	—	—	_	—	—	—	xxxx
0440	ODCE	31:16	—	—	—	—	—	_	-	—	—	—	—	—	_	—	—	—	0000
00	0202	15:0	ODCE15	ODCE14	ODCE13	ODCE12	—	_	-	—	—	—	—	—	_	—	—	—	0000
0450	CNPUE	31:16	—	—	—	—	—	_	-	—	—	—	—	—	_	—	—	—	0000
0.00	0111 012	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	—	_	_	_	—	_	—	_	_	_	—	_	0000
0460	CNPDE	31:16	—	—	—	—	—	—	_	—	_	—	—	—	_	_	—	—	0000
		15:0	CNPDE15	CNPDE14	CNPDE13	CNPDE12	—	—	_	—	_	—	—	—	_	_	—	—	0000
		31:16	—	—	—	—	_	—	_	—	_	—	—	—	_	_	—	—	0000
0470	CNCONE	15:0	ON	—	SIDL	—	EDGE DETECT	—	_	—	_	_	_	—	_	_	—	_	0000
0480	CNENE	31:16	—	-	_	—	-	_		-		-	-	-			-	_	0000
0400	CINEME	15:0	_	_	—	—	_	_	_	_	_	_	_	_	_	_	_	_	0000
		31:16	_	—	_	—	_	_	-	—	_	_	—	—	-	-	—	_	0000
0490	CNSTATE	15:0	CN STATE15	CN STATE14	CN STATE13	CN STATE12	—	—	—	—	—	—	—	—	—	—	—	—	0000
0440		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
04A0	CNNEE	15:0	CNNEE15	CNNEE14	CNNEE13	CNNEE12	_	_	_	—	_	—	—	_	_	_	—	—	0000
0400		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
0480	CNFE	15:0	CNFE15	CNFE14	CNFE13	CNFE12		_		_	_	_	_	_	-	-	_	_	0000
04C0	SRCON0E	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
		15:0	SR0E15	SR0E14	SR0E13	SR0E12	—	_	_	—	—	—	—	—	_	—	—	—	0000
04D0	SRCON1E	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
		15:0	SR1E15	SR1E14	SR1E13	SR1E12	_	_	_	_	_	—	_	_	_	_	_	—	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more Note 1: information.

16.1 Deadman Timer Control Registers

TABLE 16-1: DEADMAN TIMER REGISTER MAP

ess											Bits								
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0=00	DMTCON	31:16	_		—			—	—		—		—					—	0000
000	DIVITCON	15:0	ON	—	—	_	—	—	_	—	—	_	—	—	_	_	_	—	0000
0=10		31:16		—	—	_	—	—	_	—	—	_	—	—	_	_	_	—	0000
0010	DWITFRECLR	15:0				STEP	1<7:0>				—	_	—	—	_	_	_	—	0000
0500		31:16	-	_	-	_	—	-	_	_	_	—	—	_	_	_	—	_	0000
UE20	DIVICER	15:0	_	-	-	-	_	-	_	-				STEP	2<7:0>				0000
0520	DMTOTAT	31:16	_	-	-	-	_	-	_	-	-	_	—	_	_	_	-	_	0000
0E30	DIVITSTAT	15:0	_	-	-	-	_	-	_	-	BAD1	BAD2	DMTEVENT	_	_	_	-	WINOPN	0000
0 - 40	DMTCNT	31:16								0011		0.							0000
0E40	DIVITCINT	15:0								000	NIERSI.	2							0000
0560	DMTDCONT	31:16									2NIT - 24.05								0000
UEOU	DIMITPSCINT	15:0		PSCNT<31:0>															
0570		31:16									NTV -21.05								0000
	DIVITESINT	15:0		PSINTV<31:0>															
Leger	d: x = unkn	own va	lue on Res	et; — = un	implement	ed, read a	s '0'. Reset	t values are	e shown in	hexadecir	nal.								

PIC32MK GP/MC Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	—	—	—	—	_	_
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	RDATAIN<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				RDATAIN	<7:0>			

REGISTER 23-10: PMRDIN: PARALLEL PORT READ INPUT DATA REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 **RDATAIN<15:8>:** Port Data <15:8> Input bits Only valid when MODE16 = 1. Used for read operations in Dual Buffer Master mode only. bit 7-0 **RDATAIN<7:0>:** Port Data <7:0> Input bits

Used for read operations in Dual Buffer Master mode only.

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1' and exclusively for reads. If the DUALBUF bit is '0', the PMDIN register (Register 23-5) is used for reads instead of PMRDIN.

REGISTER 25-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 20-16 STRGSRC<4:0>: Scan Trigger Source Select bits
 - 11111 = Reserved
 - 11110 = Reserved
 - 11101 = PWM Generator 6 Current-Limit (Motor Control only)
 - 11100 = PWM Generator 5 Current-Limit (Motor Control only)
 - 11011 = PWM Generator 4 Current-Limit (Motor Control only)
 - 11010 = PWM Generator 3 Current-Limit (Motor Control only) 11001 = PWM Generator 2 Current-Limit (Motor Control only)
 - 11000 = PWM Generator 1 Current-Limit (Motor Control only)
 - 10111 = Reserved
 - 10110 = Reserved
 - 10101 = Reserved
 - 10100 = CTMU trip
 - 10011 = Output Compare 4 period end
 - 10010 = Output Compare 3 period end
 - 10001 = Output Compare 2 period end
 - 10000 = Output Compare 1 period end
 - 01111 = PWM Generator 6 trigger (Motor Control only)
 - 01110 = PWM Generator 5 trigger (Motor Control only)
 - 01101 = PWM Generator 4 trigger (Motor Control only)
 - 01100 = PWM Generator 3 trigger (Motor Control only)
 - 01011 = PWM Generator 2 trigger (Motor Control only)
 - 01010 = PWM Generator 1 trigger (Motor Control only)
 - 01001 = Secondary PWM time base (Motor Control only)
 - 01000 = Primary PWM time base (Motor Control only)
 - 00111 = General Purpose Timer5
 - 00110 = General Purpose Timer3
 - 00101 = General Purpose Timer1
 - 00100 = INTO
 - 00011 = Scan trigger
 - 00010 = Software level trigger
 - 00001 = Software edge trigger
 - 00000 = No Trigger
 - **Note:** These triggers only apply to implemented analog inputs AN32-AN53. For AN0-AN27 refer to ADCTRG1-ADCTRG7.
- bit 15 ON: ADC Module Enable bit
 - 1 = ADC module is enabled
 - 0 = ADC module is disabled
 - Note: The ON bit should be set only after the ADC module has been configured.
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	—	—	—		TRGSRC27<4:0>			
22.16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	—	—	—	TRGSRC26<4:0>				
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	—	—	—	TRGSRC25<4:0>				
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_	_	TRGSRC24<4:0>				

REGISTER 25-24: ADCTRG7: ADC TRIGGER SOURCE 7 REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-24 **TRGSRC27<4:0>:** Trigger Source for Conversion of Analog Input AN27 Select bits

- 11111 = Reserved 11110 = Reserved 11101 = PWM Generator 6 Current-Limit (Motor Control only) 11100 = PWM Generator 5 Current-Limit (Motor Control only) 11011 = PWM Generator 4 Current-Limit (Motor Control only) 11010 = PWM Generator 3 Current-Limit (Motor Control only) 11001 = PWM Generator 2 Current-Limit (Motor Control only) 11000 = PWM Generator 1 Current-Limit (Motor Control only) 10111 = Reserved 10110 = Reserved 10101 = Reserved 10100 = CTMU trip 10011 = Output Compare 4 (Rising Edge only) 10010 = Output Compare 3 (Rising Edge only) 10001 = Output Compare 2 (Rising Edge only) 10000 = Output Compare 1 (Rising Edge only) 01111 = PWM Generator 6 trigger (Motor Control only) 01110 = PWM Generator 5 trigger (Motor Control only) 01101 = PWM Generator 4 trigger (Motor Control only) 01100 = PWM Generator 3 trigger (Motor Control only) 01011 = PWM Generator 2 trigger (Motor Control only) 01010 = PWM Generator 1 trigger (Motor Control only) 01001 = Secondary Special Event trigger (Motor Control only) 01000 = Primary Special Event trigger (Motor Control only) 00111 = General Purpose Timer5 00110 = General Purpose Timer3 00101 = General Purpose Timer1 00100 = INTO 00011 = Scan trigger (see the following Note) 00010 = Software level trigger 00001 = Software edge trigger 00000 = No Trigger
 - **Note:** For Scan Trigger, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

Note: This register is not available on 64-pin devices.

REGISTER 25-24: ADCTRG7: ADC TRIGGER SOURCE 7 REGISTER

- bit 23-21 **Unimplemented:** Read as '0'
- bit 20-16 **TRGSRC26<4:0>:** Trigger Source for Conversion of Analog Input AN26 Select bits See bits 28-24 for bit value definitions.
- bit 15-13 **Unimplemented:** Read as '0'
- bit 12-8 **TRGSRC25<4:0>:** Trigger Source for Conversion of Analog Input AN25 Select bits See bits 28-24 for bit value definitions.
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **TRGSRC24<4:0>:** Trigger Source for Conversion of Analog Input AN24 Select bits See bits 28-24 for bit value definitions.

Note: This register is not available on 64-pin devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
51.24	—	—	—	—	—	—	—	—	
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	—	—	—	—	—	—	
15.0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
15.0	—	—	—		FILHIT<4:0>				
7:0	U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0	
7.0	_			I	CODE<6:0>(1	1)			

REGISTER 26-4: CxVEC: CAN INTERRUPT CODE REGISTER ('x' = 1-4)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

```
bit 12-8 FILHIT<4:0>: Filter Hit Number bit
11111 = Reserved
```

```
.

10000 = Reserved

01111 = Filter 15

.

00001 = Filter 1

00000 = Filter 0
```

bit 7 Unimplemented: Read as '0'

Note 1: These bits are only updated for enabled interrupts.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	—	—	—	—	—			
22:16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
23.10	—	—	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN			
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15.0				TERRC	NT<7:0>						
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7.0		RERRCNT<7:0>									

REGISTER 26-5: CxTREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER ('x' = 1-4)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21 **TXBO:** Transmitter in Error State Bus OFF (TERRCNT \ge 256)

bit 20 **TXBP:** Transmitter in Error State Bus Passive (TERRCNT \geq 128)

bit 19 **RXBP:** Receiver in Error State Bus Passive (RERRCNT \geq 128)

- bit 18 **TXWARN:** Transmitter in Error State Warning (128 > TERRCNT \ge 96)
- bit 17 **RXWARN:** Receiver in Error State Warning ($128 > \text{RERRCNT} \ge 96$)
- bit 16 EWARN: Transmitter or Receiver is in Error State Warning
- bit 15-8 TERRCNT<7:0>: Transmit Error Counter
- bit 7-0 RERRCNT<7:0>: Receive Error Counter

REGISTER 26-6: CxFSTAT: CAN FIFO STATUS REGISTER ('x' = 1-4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15.0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 FIFOIP<15:0>: FIFOx Interrupt Pending bits

1 = One or more enabled FIFO interrupts are pending

0 = No FIFO interrupts are pending

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
51.24	FLTEN3 MSEL3<1:0> FSEL3<4:0>							
02:46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	FLTEN2	MSEL	2<1:0>	FSEL2<4:0>				
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	FLTEN1	MSEL1<1:0>			F	SEL1<4:0>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	FLTEN0	MSEL0<1:0>		FSEL0<4:0>				

REGISTER 26-10: CxFLTCON0: CAN FILTER CONTROL REGISTER 0 ('x' = 1-4)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN3: Filter 3 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL3<1:0>: Filter 3 Mask Select bits
	11 = Reserved
	10 = Acceptance Mask 2 is selected
	01 = Acceptance Mask 1 is selected
	00 = Acceptance Mask 0 is selected
bit 28-24	FSEL3<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN2: Filter 2 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 22-21	MSEL2<1:0>: Filter 2 Mask Select bits
	11 = Reserved
	10 = Acceptance Mask 2 is selected
	01 = Acceptance Mask 1 is selected
	00 = Acceptance Mask 0 is selected
bit 20-16	FSEL2<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	R/W-0	R/W-0										
31.24	CxFIFOBA<31:24>											
22:16	R/W-0	R/W-0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0				
23.10	CxFIFOBA<23:16>											
15.0	R/W-0	R/W-0										
15:8	CxFIFOBA<15:8>											
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0 ⁽¹⁾	R-0 ⁽¹⁾				
		CxFIFOBA<7:0>										

REGISTER 26-15: CxFIFOBA: CAN MESSAGE BUFFER BASE ADDRESS REGISTER ('x' = 1-4)

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CxFIFOBA<31:0>: CANx FIFO Base Address bits

These bits define the base address of all message buffers. Individual message buffers are located based on the size of the previous message buffers. This address is a physical address. Bits <1:0> are read-only and read as '0', forcing the messages to be 32-bit word-aligned in device RAM.

Note 1: This bit is unimplemented and will always read '0', which forces word-alignment of messages.

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CxCON<23:21>) = 100).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	—	—	—	DACDAT<11:8> ⁽¹⁾							
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:10	DACDAT<7:0> ⁽¹⁾											
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
15:8	ON ⁽¹⁾	_	—	—	—	_	—	DACOE ⁽¹⁾				
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
7:0	—	—	—	—	—	—	REFSEL<1:0>(1,2)					

REGISTER 29-1: DACxCON: CDAC CONTROL REGISTER 'x' ('x' = 1 THROUGH 3)

Legend:	y = Value set from Configuration bits on POR						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

- bit 31-28 Unimplemented: Read as '0'
- bit 27-16 **DACDAT<11:0>:** CDAC Data Port bits⁽¹⁾ Data input register bits for the CDAC.
- bit 15 **ON:** CDAC Enable bit 1 = The CDAC is enabled 0 = The CDAC is disabled
- bit 14-9 Unimplemented: Read as '0'
- bit 8 **DACOE:** CDAC Output Buffer Enable bit
 - 1 = Output is enabled; CDAC voltage is connected to the pin
 - 0 = Output is disabled; drive to pin is floating
- bit 7-2 Unimplemented: Read as '0'
- bit 1-0 **REFSEL<1:0>:** Reference Source Select bits^(1,2)
 - 11 = Positive reference voltage = AVDD
 - 10 = No reference selected (no reference current consumption)
 - 01 = No reference selected (no reference current consumption)
 - 00 = No reference selected (no reference current consumption)
- Note 1: To minimize CDAC start-up output transients, configure the DACDATA<15:0>, DACOE, and REFSEL<1:0> bits prior to enabling the CDAC (prior to making DACON = 1). Also, remember to wait TON time, after enabling the CDAC. This time is required to allow the CDAC output to stabilize. Refer to Section 36.0 "Electrical Characteristics" for the TON specification.
 - 2: If the ON bit is '0', the reference source is disconnected from the internal resistor network.

TABLE 31-1: MCPWM REGISTER MAP (CONTINUED)

ess			Bits							6									
Virtual Addr (BF82_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
ABC0	PWMCON12	31:16	FLTIF	CLIF	TRGIF	PWMLIF	PWMHIF	—	-	—	FLTIEN	CLIEN	TRGIEN	PWMLIEN	PWMHIEN		_	—	0000
		15:0	FLTSTAT	CLTSTAT	—	—	ECAM	l<1:0>	ITB	—	DTC	<1:0>	DTCP	PTDIR	MTBS	_	XPRES	—	0000
ABD0	IOCON12	31:16	-	_		CLSR	C<3:0>		CLPOL	CLMOD	_		FLTS	RC<3:0>		FLTPOL	FLTMO	D<1:0>	0078
		15:0	PENH	PENL	POLH	POLL	PMOD)<1:0>	OVRENH	OVRENL	OVRDA	AT<1:0>	FLTDA	AT<1:0>	CLDAT	<1:0>	SWAP	OSYNC	0000
ABE0	PDC12	31:16		—		_	—	—	—		_	—	—	—	—	_	—	_	0000
		15:0				-		-		PDC<15	5:0>					-		-	0000
ABF0	SDC12	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—		—	—	0000
		15:0								SDC<15	5:0>								0000
AC00	PHASE12	31:16	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0						•	-	PHASE<	15:0>	•							0000
AC10	DTR12	31:16	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0					-	-		DTR<15	5:0>								0000
AC20	ALTDTR12	31:16	_	—	—	—	-	—	—	—	—	—	—	—	—	_	—	—	0000
		15:0								ALTDTR<	15:0>								0000
AC30	DTCOMP12	31:16		—	_	_	—	—	_	—		—	—	—	—		—	—	0000
		15:0		—							COMP	<13:0>							0000
AC40	TRIG12	31:16	—	—	—	_	—	—	_	—		—	—	—	—		—	—	0000
		15:0						-		TRGCMP<	<15:0>								0000
AC50	TRGCON12	31:16	—	—	—	_	—		—	—	—	—	—	—	—	—	—	—	0000
		15:0		TRGDIV	/<3:0>		TRGSE	:L<1:0>	STRGS	EL<1:0>	DTM	STRGIS	—	—	—	—	—	—	0000
AC60	STRIG12	31:16		—	—	—	-	—	—	—		—	—	_	—		—	—	0000
1070	0.1.5.4.0	15:0						-	<u>,</u>	STRGCMP	<15:0>	-							0000
AC70	CAP12	31:16		—	_	_	_	—	_	-								—	0000
4.000		15:0						r		CAP<15	>	r							0000
AC80	LEBCON12	31:16	-			— DI 5				_				_	_		_	_	0000
4.000		15:0	PHR	PHF	PLR	PLF	FLILEBEN	CLLEBEN	_	_	_		_	_	_	_	_	_	0000
AC90	LEBULT12	31:16	_	_	_	_	_	—	_	—	—			_	—	—	_	—	0000
A C A C		15:0	—	_	—	—		I				LEB	<11:0>						0000
ACA0	AUXCON12	31:16	_	_	_	_	_	_	_	_	_		_		-	—			0000
		15:0	—	_	—	—	_	_		_	—			CHOPS	5EL<3:0>		CHOPHEN	CHOPLEN	0000
ACB0	PTMR12	31:16	—	—	—	—	—	—	_		-	—	—	_	—	—	—	—	0000
		15:0								1 MK<15	5:0>								0000

Legend: '—' = unimplemented; read as '0'.

DS60001402E-page 538

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	—	—	—	—	—			
22:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_	—	—	—	—	—	—	—			
15.9	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0			
15.0	PWMKEY<15:8>										
7:0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0			
				PWMK	EY<7:0>						

REGISTER 31-10: PWMKEY: PWM UNLOCK REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **PWMKEY<15:0>:** PWM Unlock bits

If the PWMLOCK Configuration bit is asserted (PWMLOCK = 0), the IOCONx registers are writable only after the proper sequence is written to the PWMKEY register. If the PWMLOCK Configuration bit is deasserted (PWMLOCK = 1), the IOCONx registers are writable at all times. For more information on the unlock sequence, refer to the **44.9** "Write Protection" in Section 44. Motor Control PWM (MCPWM) (DS60001393) of the "*PIC32 Family Reference Manual*" for more information.

This register is implemented only in devices where the PWMLOCK Configuration bit is present in the DEVCFG3 Configuration register.

Note: The user must write two consecutive values of 0xABCD and 0x4321 to the PWMKEY register to perform an unlock operation if PWMLOCK = 0. Write access to any subsequent secure register must be the very next access following the unlock process. This is not an atomic operation and any CPU interrupts that occur during or immediately after an unlock sequence may cause writes to any PWM secure register to fail.

FIGURE 36-3: I/O TIMING CHARACTERISTICS



TABLE 36-22: I/O TIMING REQUIREMENTS

AC CHAI	RACTERIS	STICS	Standard Operating Conditions: 2.2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Symbol	Characteris	tics ⁽²⁾	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
DO31	TioR	Port Output Rise Time I/O Pins: 4x Source Driver Pins - RA0, RA4, RA11, RA12, RA14, RA15, BP0 BP2 BP3 BP3			_	9.5	ns	Cload = 50 pF	
		RC0, RC1, RC2, RC10, R RD8, RD12-RD15 RE0, RE1, RE8, RE9 RF5-RF7, RF9, RF10, RF RG0, RG1, RG6-RG15	C12, RC13 12, RF13	_	_	6	ns	Cload = 20 pF	
		Port Output Rise Time I/O Pins: 8x Source Driver Pins - Replace 8x Source Driver PA1 PA7 PA8 PA10	pins with:	_	_	8	ns	Cload = 50 pF	
		RB4-RB7, RB10-RB15 RC6-RC9, RC11, RC15 RD1-RD6 RE12-RE15 RF0, RF1		_	_	6	ns	Cload = 20 pF	

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

38.2 Package Details

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]



Microchip Technology Drawing C04-154A Sheet 1 of 2