

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	48
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 26x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk1024gpe064t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

2.8 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.


Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k resistor and configuring the pin as an input.

2.9 Considerations When Interfacing to Remotely Powered Circuits

2.9.1 NON-5V TOLERANT INPUT PINS

A quick review of the absolute maximum rating section in **36.0** "Electrical Characteristics" will indicate that the voltage on any non-5v tolerant pin may not exceed VDD + 0.3V unless the input current is limited to meet the respective injection current specifications defined by parameters DI60a, DI60b, and DI60c in **Table 36-10**: "DC Characteristics: I/O Pin Input Injection current Specifications". Figure 2-5 shows an example of a remote circuit using an independent power source, which is powered while connected to a PIC32 non-5V tolerant circuit that is not powered.

FIGURE 2-5: PIC32 NON-5V TOLERANT CIRCUIT EXAMPLE



3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 50. "CPU for Devices with MIPS32[®] microAptiv[™] and M-Class Cores" (DS60001192) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: The microAptiv[™] CPU core resources are available at: www.imgtec.com.

The MIPS32[®] microAptiv[™] MCU Core is the heart of the PIC32MK GP/MC family device processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

Key features include:

- 5-stage pipeline
- · 32-bit address and data paths
- MIPS32 Enhanced Architecture (Release 5):
 - Multiply-accumulate and multiply-subtract instructions
 - Targeted multiply instruction
 - Zero/One detect instructions
 - WAIT instruction
 - Conditional move instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base
 - Atomic interrupt enable/disable
 - GPR shadow registers to minimize latency for interrupt handlers
 - Bit field manipulation instructions
 - Virtual memory support
- microMIPS[™] compatible instruction set:
 - Improves code size density over MIPS32, while maintaining MIPS32 performance.
 - Supports all MIPS32 instructions (except branchlikely instructions)
 - Fifteen additional 32-bit instructions and 39 16-bit instructions corresponding to commonly-used MIPS32 instructions
 - Stack pointer implicit in instruction
 - MIPS32 assembly and ABI compatible

- Autonomous Multiply/Divide Unit (MDU):
 - Maximum issue rate of one 32x32 multiply per clock
 - Early-in iterative divide. Minimum 12 and maximum 38 clock latency (dividend (*rs*) sign extension-dependent)
- · Power Control:
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace:
 - Support for single stepping
 - Virtual instruction and data address/value breakpoints
 - Hardware breakpoint supports both address match and address range triggering.
 - Eight instruction and four data complex breakpoints
- iFlowtrace[®] version 2.0 support:
 - Real-time instruction program counter
 - Special events trace capability
 - Two performance counters with 34 userselectable countable events
 - Disabled if the processor enters Debug mode
 - Program Counter sampling
- DSP ASE Extension:
 - Native fractional format data type operations
 - Register Single Instruction Multiple Data (SIMD) operations (add, subtract, multiply, shift)
 - GPR-based shift
 - Bit manipulation
 - Compare-Pick
 - DSP Control Access
 - Indexed-Load
 - Branch
 - Multiplication of complex operands
 - Variable bit insertion and extraction
 - Virtual circular buffers
 - Arithmetic saturation and overflow handling
 - Zero-cycle overhead saturation and rounding operations
- Floating Point Unit (FPU):
 - 1985 IEEE-754 compliant Floating Point Unit
 - Supports single and double precision datatypes
 - 2008 IEEE-754 compatibility control of NaN handling and Abs/Neg instructions
 - Runs at 1:1 core/FPU clock ratio

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	PWPULOCK	_	_	_	_	—	_	_	
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				PWP<2	3:16>				
15:8	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
				PWP<	15:8>				
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
				PWP<	7:0>				

REGISTER 5-6: NVMPWP: PROGRAM FLASH WRITE-PROTECT REGISTER

Legend:

Legend.						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31 PWPULOCK: Program Flash Memory Page Write-protect Unlock bit

1 = Register is not locked and can be modified

0 = Register is locked and cannot be modified

This bit is only clearable and cannot be set except by any reset.

bit 30-24 **Unimplemented:** Read as '0'

bit 23-0 **PWP<23:0>:** Flash Program Write-protect (Page) Address bits

Physical memory below address 0x1Dxxxxxx is write protected, where 'xxxxxx' is specified by PWP<23:0>. When PWP<23:0> has a value of '0', write protection is disabled for the entire program Flash. If the specified address falls within the page, the entire page and all pages below the current page will be protected.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

7.1 Reset Control Registers

TABLE 7-1: RESETS REGISTER MAP

sse			Bits																
Virtual Addres (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1240	RCON	31:16	PORIO	PORCORE	—	—	—	—	—	—	—	—	—	—	—	—	VBPOR	VBAT	0000
1240	ROOM	15:0	—			—	—	DPSLP	CMR	—	EXTR	SWR	DMTO	WDTO	SLEEP	IDLE	BOR	POR	0000
1250	RSWRST	31:16		—	-			_			_			_	-		—		0000
1250	ROWROT	15:0	—	_		-		—	—	-		-	-	—	_	_	—	SWRST	0000
1260	RNMICON	31:16	—			—	—	—	DMTO	WDTO	SWNMI	_	—	_	GNMI		CF	WDTS	0000
1200	KNIMCON	15:0		NMICNT<15:0> 0000														0000	
1270	PWRCON	31:16	-	_	_			_			_			_	-		_		0000
1270	T WINCOIN	15:0	-	—	_	_	-	_	_	_	VREGR	RUN<1:0>	VREGSI	_P<1:0>	_	-	_	VREGS	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

8.0 CPU EXCEPTIONS AND INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupt Controller" (DS60001108) and Section 50. "CPU for Devices with MIPS32[®] microAptiv[™] and M-Class Cores" (DS60001192), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MK GP/MC devices generate interrupt requests in response to interrupt events from peripheral modules. The Interrupt Controller module exists outside of the CPU and prioritizes the interrupt events before presenting them to the CPU.

The CPU handles interrupt events as part of the exception handling mechanism, which is described in **8.1 "CPU Exceptions"**.

The Interrupt Controller module includes the following features:

- Up to 216 interrupt sources and vectors with dedicated programmable offsets, eliminating the need for redirection
- Single and multi-vector mode operations
- Five external interrupts with edge polarity control
- · Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each priority
- Two shadow register sets that can be used for any priority level, eliminating software context switch and reducing interrupt latency
- · Software can generate any interrupt

Table 8-1 provides Interrupt Service routine (ISR) latency information.

TABLE 8-2:	MIPS32 [®] microAptiv™ MCU CORE EXCEPTION TYPES (CONTINUED)
-------------------	--

Exception Type (In Order of Priority)	Description	Branches to	Status Bits Set	Debug Bits Set	EXCCODE	XC32 Function Name
AdEL	Load address alignment error. User mode load reference to kernel address.	EBASE+0x180	EXL	_	0x04	_general_exception_handler
AdES	Store address alignment error. User mode store to kernel address.	EBASE+0x180	EXL	—	0x05	_general_exception_handler
DBE	Load or store bus error.	EBASE+0x180	EXL	—	0x07	_general_exception_handler
DDBL	EJTAG data hardware breakpoint matched in load data compare.	0xBFC0_0480	-	DDBL	_	_
CBrk	EJTAG complex breakpoint.	0xBFC0_0480	_	DIBIMPR, DDBLIMPR, and/or DDBSIMPR	_	_
	•	Lowest Priority	•	•		•

TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)

SS				Bite															
#)	j£	ge									11.5	1			1		1		esets
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Res
	055000	31:16	—	_	—	—	_	_	-	_	—	—	—	—	—	—	VOFF<	17:16>	0000
0808	OFF226	15:0								VOFF<15:1	>							_	0000
	31:16 — — — — — — — — — — VOF								VOFF<	17:16>	0000								
0800	OFF227	15:0								VOFF<15:1	>							—	0000
	055000	31:16	_	_	_	—	_	_	—	_	_	_	_	—	_	—	VOFF<	17:16>	0000
08D0	OFF228	15:0								VOFF<15:1	>							_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
08D4	OFF229	15:0								VOFF<15:1	>							—	0000
	055000	31:16	_	_	_	—	_	_	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
8080	OFF230	15:0								VOFF<15:1	>							_	0000
	055044	31:16	—	_	_	_	_	_	_	—	_	—	—	—	_	—	VOFF<	17:16>	0000
0910	OFF244	15:0								VOFF<15:1	>							—	0000
	055045	31:16	—	_	_	_	_	_	_	—	_	—	—	—	—	—	VOFF<	17:16>	0000
0914	OFF245	15:0								VOFF<15:1	>							—	0000
	055040	31:16	—	_	_	—	_	_	_	—	_	_	_	—	_	—	VOFF<	17:16>	0000
0918	OFF246	15:0								VOFF<15:1	>							_	0000
	055054	31:16	_	_	_	—	_	_	—	_	_	_	_	—	_	—	VOFF<	17:16>	0000
0938	OFF254	15:0								VOFF<15:1	>								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

2: This bit is not available on 64-pin devices.

3: This bit is not available on devices without a CAN module.

4: This bit is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.

7: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

12.0 USB ON-THE-GO (OTG)

Note: This data sheet summarizes the features of the PIC32MK GP/MC Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS60001126), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32MK USB OTG module is presented in Figure 12-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module. The PIC32MK USB module includes the following features:


- · USB full-speed support for host and device
- Low-speed host support
- USB OTG support
- · Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- Integrated USB transceiver
- · Transaction handshaking performed by hardware
- · Endpoint buffering anywhere in system RAM
- Integrated DMA to access system RAM and Flash
- The implementation and use of the USB Note: specifications, and other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.

13.3.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the PPS options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPnR registers (Register 13-2) are used to control output mapping. Like the [*pin name*]R registers, each register contains sets of 4 bit fields. The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 13-2 and Figure 13-3).

A null output is associated with the output register reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 13-3: EXAMPLE OF MULTIPLEXING OF REMAPPABLE OUTPUT



13.3.6 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. The PIC32MK GP/MC devices include two features to prevent alterations to the peripheral map:

- · Control register lock sequence
- Configuration bit select lock

13.3.6.1 Control Register Lock

Under normal operation, writes to the RPnR and [*pin name*]R registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK Configuration bit (CFGCON<13>). Setting the IOLOCK bit prevents writes to the control registers and clearing the IOLOCK bit allows writes.

To set or clear the IOLOCK bit, an unlock sequence must be executed. Refer to the **Section 42.** "Oscillators with Enhanced PLL" (DS60001250) in the "*PIC32 Family Reference Manual*" for details.

13.3.6.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPnR and [*pin name*]R registers. The IOL1WAY Configuration bit (DEVCFG3<29>) blocks the IOLOCK bit from being cleared after it has been set once. If the IOLOCK bit remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and reenable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session.

REGISTER 25-7: ADCIMCON3: ADC INPUT MODE CONTROL REGISTER 3 (CONTINUED)

bit 15	DIFF39: AN39 Mode bit ⁽¹⁾
	1 = Selects AN39 differential input pair as AN39+ and AN1-
	0 = AN39 is using Single-ended mode
bit 14	SIGN39: AN39 Signed Data Mode bit ⁽¹⁾
	1 = AN39 is using Signed Data mode
	0 = AN39 is using Unsigned Data mode
bit 13	DIFF38: AN38 Mode bit ⁽¹⁾
	1 = Selects AN38 differential input pair as AN38+ and AN1-
	0 = AN38 is using Single-ended mode
bit 12	SIGN38: AN38 Signed Data Mode bit ⁽¹⁾
	1 = AN38 is using Signed Data mode
	0 = AN38 is using Unsigned Data mode
bit 11	DIFF37: AN37 Mode bit ⁽¹⁾
	1 = Selects AN37 differential input pair as AN37+ and AN1-
	0 = AN37 is using Single-ended mode
bit 10	SIGN37: AN37 Signed Data Mode bit ⁽¹⁾
	1 = AN37 is using Signed Data mode
	0 = AN37 is using Unsigned Data mode
bit 9	DIFF36: AN36 Mode bit ⁽¹⁾
	1 = Selects AN36 differential input pair as AN36+ and AN1-
	0 = AN36 is using Single-ended mode
bit 8	SIGN36: AN36 Signed Data Mode bit ⁽¹⁾
	1 = AN36 is using Signed Data mode
	0 = AN36 is using Unsigned Data mode
bit 7	DIFF35: AN35 Mode bit ⁽¹⁾
	1 = Selects AN35 differential input pair as AN35+ and AN1-
	0 = AN35 is using Single-ended mode
bit 6	SIGN35: AN35 Signed Data Mode bit ⁽¹⁾
	1 = AN35 is using Signed Data mode
	0 = AN35 is using Unsigned Data mode
bit 5	DIFF34: AN34 Mode bit ⁽¹⁾
	1 = Selects AN34 differential input pair as AN34+ and AN1-
	0 = AN34 is using Single-ended mode
bit 4	SIGN34: AN34 Signed Data Mode bit ⁽¹⁾
	1 = AN34 is using Signed Data mode
	0 = AN34 is using Unsigned Data mode
bit 3	DIFF33: AN33 Mode bit ⁽¹⁾
	1 = Selects AN33 differential input pair as AN33+ and AN1-
	0 = AN33 is using Single-ended mode
bit 2	SIGN33: AN33 Signed Data Mode bit ⁽¹⁾
	1 = AN33 is using Signed Data mode
	0 = AN33 is using Unsigned Data mode
bit 1-0	Unimplemented: Read as '0'

Note 1: This bit is not available on 64-pin devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31:24	_	_	-	TRGSRC19<4:0> ⁽¹⁾									
00.40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23:16	_	_	_		TRGSRC18<4:0>								
15:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8	—	—	_		TI	RGSRC17<4:	0>						
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0		_			TI	RGSRC16<4:	0>						

REGISTER 25-22: ADCTRG5: ADC TRIGGER SOURCE 5 REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown			

bit 31-29 Unimplemented: Read as '0'

bit 28-24 TRGSRC19<4:0>: Trigger Source for Conversion of Analog Input AN19 Select bits

-	Theory is a second of the second of Analog input Antip beleet bits
	11111 = Reserved
	11110 = Reserved
	11101 = PWM Generator 6 Current-Limit (Motor Control only)
	11100 = PWM Generator 5 Current-Limit (Motor Control only)
	11011 = PWM Generator 4 Current-Limit (Motor Control only)
	11010 = PWM Generator 3 Current-Limit (Motor Control only)
	11001 = PWM Generator 2 Current-Limit (Motor Control only)
	11000 = PWM Generator 1 Current-Limit (Motor Control only)
	10111 = Reserved
	10110 = Reserved
	10101 = Reserved
	10100 = CTMU trip
	10011 = Output Compare 4 (Rising Edge only)
	10010 = Output Compare 3 (Rising Edge only)
	10001 = Output Compare 2 (Rising Edge only)
	10000 = Output Compare 1 (Rising Edge only)
	01111 = PWM Generator 6 trigger (Motor Control only)
	01110 = PWM Generator 5 trigger (Motor Control only)
	01101 = PWM Generator 4 trigger (Motor Control only)
	01100 = PWM Generator 3 trigger (Motor Control only)
	01011 = PWM Generator 2 trigger (Motor Control only)
	01010 = PWM Generator 1 trigger (Motor Control only)
	01001 = Secondary Special Event trigger (Motor Control only)
	01000 = Primary Special Event trigger (Motor Control only)
	00111 = General Purpose Timer5
	00110 = General Purpose Timer3
	00101 = General Purpose Timer1
	00100 = INTO
	00011 = Scan trigger (see Note)
	00010 = Software level trigger
	00001 = Software edge trigger
	00000 = No Trigger
	Note: For Scan Trigger, in addition to setting the trigger, it also requires programming of the
	STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the

Note 1: These bits are not available on 64-pin devices.

appropriate CSS bits to be set in the ADCCSSx registers.

REGISTER 26-18: CxFIFOUAn: CAN FIFO USER ADDRESS REGISTER 'n'

Bit /23/15/7	Bit 30/22/14/6	Bit	Bit	Bit	D''						
		29/21/13/5	28/20/12/4	27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x				
CxFIFOUAn<31:24>											
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x				
CxFIFOUAn<23:16>											
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x				
CxFIFOUAn<15:8>											
R-x	R-x	R-x	R-x	R-x	R-x	R-0 ⁽¹⁾	R-0 ⁽¹⁾				
•			CxFIFOL	JAn<7:0>							
	R-x	R-x R-x	R-x R-x R-x R-x R-x R-x	R-x R-x R-x R-x CxFIFOU/ R-x R-x R-x CxFIFOU/ R-x R-x R-x R-x CxFIFOU R-x R-x R-x R-x CxFIFOU	CxFIFOUAn<31:24> R-x R-x R-x R-x CxFIFOUAn<23:16> CxFIFOUAn<23:16> R-x R-x R-x CxFIFOUAn<15:8>	CxFIFOUAn<31:24> R-x R-x R-x R-x R-x CxFIFOUAn<23:16> R-x R-x R-x R-x R-x CxFIFOUAn<23:16> R-x R-x R-x R-x CxFIFOUAn<15:8> R-x R-x R-x R-x R-x R-x	CxFIFOUAn<31:24> R-x R-0 ⁽¹⁾ R-0 ⁽¹⁾ R-x R-x R-x R-x R-x R-x R-x R-x R-x R-0 ⁽¹⁾ R-x R-x R-x R-x R-0 ⁽¹⁾ R-x R-x				

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CxFIFOUAn<31:0>: CANx FIFO User Address bits

<u>TXEN = 1:</u> (FIFO configured as a transmit buffer)

A read of this register will return the address where the next message is to be written (FIFO head).

TXEN = 0: (FIFO configured as a receive buffer)

A read of this register will return the address where the next message is to be read (FIFO tail).

Note 1: This bit will always read '0', which forces byte-alignment of messages.

Note: This register is not guaranteed to read correctly in Configuration mode, and should only be accessed when the module is not in Configuration mode.

PIC32MK GP/MC Family

REGISTER 27-2: CMxCON: OP AMP/COMPARATOR 'x' CONTROL REGISTER

		$(\mathbf{x} = 1-5)$						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_			—	_		—
23:16	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	—	CFSEL<2:0>			CFLTREN	CFDIV<2:0>		
15:8	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R-0
15.6	ON	COE	CPOL	_	0A0 ⁽¹⁾	AMPMOD ⁽¹⁾	-	COUT
7:0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
7.0	EVPO	L<1:0>		CREF		_	CCH	<1:0>

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-23 Unimplemented: Read as '0'


- bit 22-20 CFSEL<2:0>: Comparator Output Filter Clock Source Select bits
 - 111 = PBCLK2/Timer5 Period Value (PR5)
 - 110 = PBCLK2/Timer4 Period Value (PR4)
 - 101 = PBCLK2/Timer3 Period Value (PR3)
 - 100 = PBCLK2/Timer2 Period Value (PR2)
 - 011 = REFCLK3 Clock
 - 010 = PWM Secondary Special Event
 - 001 = PPBCLK2 Clock
 - 000 = SYSCLK Clock
- bit 19 CFLTREN: Comparator Output Digital Filter Enable bit
 - 1 = Digital Filters enabled
 - 0 = Digital Filters disabled

bit 18-16 **CFDIV<2:0>:** Comparator Output Filter Clock Divide Select bits

These bits are based on the CFSEL clock source selection.

- 111 = 1:128 Clock Divide
- 110 = 1:64 Clock Divide
- 101 = 1:32 Clock Divide
- 100 = 1:16 Clock Divide
- 011 = 1:8 Clock Divide
- 010 = 1:4 Clock Divide
- 001 = 1:2 Clock Divide
- 000 = 1:1 Clock Divide
- bit 15 ON: Comparator Enable bit
 - 1 = Comparator is enabled
 - 0 = Comparator is disabled
- **Note 1:** Before attempting to initialize or enable any of the Op amp bit, the user application must clear the corresponding OPA5MD, OPA3MD, OPA2MD, and OPA1MD bits in the PMD register.
- Note: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition is occurred. The IFSx bits are persistent, so they must be cleared if they are set by user software after an IFSx user bit interrogation.

FIGURE 30-1: QEI BLOCK DIAGRAM



IC32MK GP/MC Family

0

PIC32MK GP/MC Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
51.24	—	_		_	—	_	_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—		—	—	—	—	—		
15.0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8 STPER<15:8> ⁽					5:8> ^(1,2,4)					
7.0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾		
7:0	STPER<7:0> ^(1,2,4)									

REGISTER 31-6: STPER: SECONDARY MASTER TIME BASE PERIOD REGISTER

Legend:

Legenu	•			
R = Rea	dable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Valu	ue at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 STPER<15:0>: Secondary Master Time Base Period Value bits^(1,2,4)

Note 1: Minimum LSb = 1/FSYSCLK.

- **2:** Minimum value is 0x0008.
- **3:** If a period value lesser than 0x0008 is chosen, the internal hardware forcefully sets the period to a minimum value of 0x0008.
- **4:** STPER = (FSYSCLK/(FPWM * PCLKDIV<2:0> bits (PTCON<6:4>)). FPWM = User-desired PWM Frequency.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	_	—	_	—	_	_	—	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	—	-	—	—	—	—	
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.0	SSEVTCMP<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				SSEVTC	MP<7:0>				

REGISTER 31-7: SSEVTCMP: PWM SECONDARY SPECIAL EVENT COMPARE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 SSEVTCMP<15:0>: Secondary Special Event Compare Value bits

The secondary special event trigger allows analog-to-digital conversions to be synchronized to the secondary master PWM time base. The analog-to-digital sampling and conversion time may be programmed to occur at any point within the PWM period.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_	_		CLSRC<	<3:0> (2,4)		CLPOL ^(2,4)	CLMOD ^(2,4)
00.40	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	
23:16	_		FLTSRC<	<3:0> ^(2,4)	FLTPOL ⁽²⁾	FLTMO	D<1:0> ⁽⁴⁾	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	PENH ⁽¹⁾	PENL ⁽¹⁾	POLH ⁽²⁾ POLL ⁽²⁾ PMOD<1:0> ⁽²⁾			OVRENH	OVRENL	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	OVRDA	T<1:0> (3)	FLTDAT	<1:0> (2,3)	CLDA	T<1:0>	SWAP	OSYNC
Leaend:								

REGISTER 31-12: IOCONX: PWMX I/O CONTROL REGISTER 'x' ('x' = 1 THROUGH 12)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

- **Note 1:** During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic '0'), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at '0', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the PWMxH/PWMxL pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
 - 2: These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
 - 3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT<1> is set to '1' and POLH is set to '1', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
 - 4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK = 1. Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.

Note:	Dead Time Compensation, Current-Limit, and Faults share common inputs on the FLTx inputs ('x' = 1-8, and 15). Therefore, it is not recommended that a user application assign these multiple functions on the same Fault FLTx pin. In addition, DTCMP functions are fixed to specific FLTx inputs, where Current-Limit, (CLSRC<3:0> bits) and Faults (FLTSRC<3:0> bits) can be assigned to any one of 15 unique and separate inputs. For example, if a user application was required to assign multiple simultaneous Fault, Current-Limit, DTCMP to a single PWM1. Refer to the following examples for both desirable and undesirable practices.
	Desirable Example PWM1: (DTCMP1 = FLT3 pin, Current Limit = FLT7 pin, Fault = FLT8 pin) PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin IOCON1bits.CLMOD = 1; //Enable PWM1 Current-Limit mode IOCON1bits.FLTMOD = 1; //Enable current limit for PWM1 on FLT7 pin IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode IOCON1bits.FLTSRC = 0b0111; //Enable Fault for PWM1 on FLT8 pin
	Undesirable Example: PWM1: (DTCMP1 = Current Limit = Fault = FLT3 pin)
	<pre>PWMCONlbits.DTC = 0bl1; //Enable DTCMP1 input on FLT3 function pin IOCONlbits.CLMOD = 1; //Enable PWM1 Current-Limit mode IOCONlbits.CLSRC = 0b0010; //Enable current limit for PWM1 on FLT3 pin IOCONlbits.FLTMOD = 1; //Enable PWM1 Fault mode IOCONlbits.FLTSRC = 0b0010; //Enable Fault for PWM1 on FLT3 pin</pre>

REGISTER 31-21: STRIGX: SECONDARY PWM TRIGGER COMPARE REGISTER 'x' ('x' = 1 THROUGH 12)

	\	. =	,							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—	—	—	—	—	—	—		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.0				STRGC	/IP<15:8>	8>				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	STRGCMP<7:0>									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **STRGCMP<15:0>:** Secondary Trigger Value Bits These bits store the 16-bit value to compare against PTMRx to generate a trigger to the ADC module to initiate conversion, and an interrupt if the TRGIEN bit (PWMCONx<21>) and the DTM bit (TRIG-CONx<7>) are enabled.

Note: To generate a trigger at the PWM period boundary, set the compare value = 0.

Note: Min LSb = 1 / FSYSCLK.

REGISTER 31-22: CAPX: PWM TIMER CAPTURE REGISTER 'x' ('x' = 1 THROUGH 12)

						, ,			
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
51.24	—	—	—	—	—	—	—	—	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	—	—	—	—	—	—	
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
10.0	CAP<15:8> ⁽¹⁾								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0	CAP<7:0> ⁽¹⁾								

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CAP<15:0>: Captured Local PWM Timer Value bits⁽¹⁾

The value in this register represents the captured local PWM timer (TMRx) value when a leading edge is detected on the current-limit input.

Note 1: The feature is only active after LEB processing on the current-limit input signal is complete.

							,		
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
51.24	_	_	—	_	—	_	—	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	_	_	—	_	—	_	—	_	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
10.0	—	—	—	—	—	—	—	—	
7:0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0	_			CHOPSE	L<3:0>(1)		CHOPHEN	CHOPLEN	
-			•				•		

REGISTER 31-25: AUXCONx: PWM AUXILIARY CONTROL REGISTER 'x' ('x' = 1 THROUGH 12)

Legend:

Logona.						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-6 Unimplemented: Read as '0'

CHOPSEL<3:0>: PWM Chop Clock Source Select bits⁽¹⁾ bit 5-2 The selected signal will enable and disable (CHOP) the selected PWM outputs. 1111 = Reserved. Do not use 1110 = Reserved. Do not use 1101 = Reserved. Do not use 1100 = PWM12H selected as CHOP clock source 0111 = PWM7H selected as CHOP clock source 0001 = PWM1H selected as CHOP clock source 0000 = Chop clock generator selected as CHOP clock source bit 1 CHOPHEN: PWMxH Output Chopping Enable bit 1 = PWMxH chopping function is enabled 0 = PWMxH chopping function is disabled bit 0 CHOPLEN: PWMxL Output Chopping Enable bit 1 = PWMxL chopping function is enabled 0 = PWMxL chopping function is disabled

Note 1: This bit should be changed only when the PTEN bit (PTCON<15>) = 0.

35.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

35.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

35.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

35.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility