Microchip Technology - PIC32MK1024GPE100-E/PT Datasheet



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, WDT
Number of I/O	77
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 42x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk1024gpe100-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-6: PORTA THROUGH PORTG PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin N	umber				
Pin Name	100-pin TQFP	64-pin QFN/ TQFP	Pin Type	Buffer Type	Descript	ion
					PORTD	
RD1	6	_	I/O	ST	PORTD is a bidirectional I/O port	
RD2	7	-	I/O	ST		
RD3	8	_	I/O	ST		
RD4	9	_	I/O	ST		
RD5	82	53	I/O	ST		
RD6	83	54	I/O	ST		
RD8 ⁽³⁾	68	42	I/O	ST		
RD12	79	_	I/O	ST		
RD13	80	_	I/O	ST		
RD14	47	_	I/O	ST		
RD15	48	_	I/O	ST		
					PORTE	
RE0	52	_	I/O	ST	PORTE is a bidirectional I/O port	
RE1	53	_	I/O	ST		
RE8	18	_	I/O	ST		
RE9	19	_	I/O	ST		
RE12	41	27	I/O	ST		
RE13	42	28	I/O	ST		
RE14	43	29	I/O	ST		
RE15	44	30	I/O	ST		
					PORTF	
RF0	87	58	I/O	ST	PORTF is a bidirectional I/O port	
RF1	88	59	I/O	ST		
RF5	61	_	I/O	ST	1	
RF6	91	_	I/O	ST	1	
RF7	92	_	I/O	ST	1	
RF9	28	_	I/O	ST	1	
RF10	29	_	I/O	ST	1	
RF12	40	_	I/O	ST	1	
RF13	39	_	I/O	ST	1	
	CMOS = CI	MOS-comp	atible inp	ut or output	Analog = Analog input	P = Power
-						

ST = Schmitt Trigger input with CMOS levels

TTL = Transistor-transistor Logic input buffer

I = Input

O = Output

PPS = Peripheral Pin Select

Note 1: This function does not exist on 100-pin general purpose devices.

- This function does not exist on 64-pin general purpose devices.
- 3: This function does not exist on any general purpose devices.

REGISTER 3-3: CONFIG3: CONFIGURATION REGISTER 3; CP0 REGISTER 16, SELECT 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-1	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
22:46	U-0	R-0	R-1	R-0	R-0	R-0	R-1	R/W-y
23:16	_	IPLW:	<1:0>		MMAR<2:0>		MCU	ISAONEXC ⁽¹⁾
15:8	R-y	R-y	R-1	R-1	R-1	R-1	U-0	R-1
15.6	ISA<1	:0> ⁽¹⁾	ULRI	RXI	DSP2P	DSPP	_	ITL
7:0	U-0	R-1	R-1	R-0	R-1	U-0	U-0	R-0
7.0	_	VEIC	VINT	SP	CDMM	1	1	TL

Legend:r = Reserved bity = Value set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 Reserved: This bit is hardwired as '1' to indicate the presence of the Config4 register

bit 30-23 Unimplemented: Read as '0'

bit 22-21 IPLW<1:0>: Width of the Status IPL and Cause RIPL bits

01 = IPL and RIPL bits are 8-bits in width

bit 20-18 MMAR<2:0>: microMIPS Architecture Revision Level bits

000 = Release 1

bit 17 MCU: MIPS® MCU™ ASE Implemented bit

1 = MCU ASE is implemented

bit 16 **ISAONEXC:** ISA on Exception bit⁽¹⁾

1 = microMIPS is used on entrance to an exception vector

0 = MIPS32 ISA is used on entrance to an exception vector

bit 15-14 ISA<1:0>: Instruction Set Availability bits(1)

11 = Both MIPS32 and microMIPS are implemented; microMIPS is used when coming out of reset

10 = Both MIPS32 and microMIPS are implemented; MIPS32 ISA used when coming out of reset

bit 13 **ULRI:** UserLocal Register Implemented bit

1 = UserLocal Coprocessor 0 register is implemented

bit 12 RXI: RIE and XIE Implemented in PageGrain bit

1 = RIE and XIE bits are implemented

bit 11 DSP2P: MIPS DSP ASE Revision 2 Presence bit

1 = DSP Revision 2 is present

bit 10 DSPP: MIPS DSP ASE Presence bit

1 = DSP is present

bit 9 Unimplemented: Read as '0'

bit 8 ITL: Indicates that iFlowtrace® hardware is present

1 = The iFlowtrace[®] 2.0 hardware is implemented in the core

bit 7 **Unimplemented:** Read as '0'

bit 6 **VEIC:** External Vector Interrupt Controller bit

1 = Support for an external interrupt controller is implemented.

bit 5 VINT: Vector Interrupt bit

1 = Vector interrupts are implemented

bit 4 SP: Small Page bit

0 = 4 KB page size

bit 3 CDMM: Common Device Memory Map bit

1 = CDMM is implemented

bit 2-1 Unimplemented: Read as '0'

bit 0 TL: Trace Logic bit

0 = Trace logic is not implemented

Note 1: These bits are set based on the value of the BOOTISA Configuration bit (DEVCFG0<6>).

TABLE 8-4:	INTERRUPT	REGISTER	MAP ((CONTINUED)

	L U-7	• .					1 (0011												
ress f)		<u>e</u>								В	its								ts
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
05C4 O	JEEU33	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0001	71 1 000	15:0				1				VOFF<15:1	>						•	_	0000
05C8 O)FF034	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	71 1 00 1	15:0								VOFF<15:1	>							_	0000
05CC O)FF035 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000		15:0				1				VOFF<15:1	>						•	_	0000
05D0 O)FF036 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0020		15:0				1				VOFF<15:1	>						•	_	0000
05D4 O)FF037 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
002.		15:0				1				VOFF<15:1							•	_	0000
05D8 O)FF038 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	71 1 000	15:0				1				VOFF<15:1	>						•	_	0000
05DC O	ン FFの30 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0020		15:0								VOFF<15:1	>							_	0000
05E0 O)FF040 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0			1			I	I	VOFF<15:1	>							_	0000
05E4 O)FF()41 L	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
		15:0			1			I	I	VOFF<15:1								_	0000
05E8 O)FF042 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0						1	1	VOFF<15:1	>		1	1				_	0000
05EC O)FF043 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0								VOFF<15:1								_	0000
05F0 O)FF044 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>							_	0000
05F8 O	フェモリッち F	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0								VOFF<15:1	>						1	_	0000
05FC O)FF047 F	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	i	0000
		15:0			= unimple					VOFF<15:1	>							_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
 - This bit is not available on 64-pin devices.
 - 3: This bit is not available on devices without a CAN module.
 - 4: This bit is not available on 100-pin devices.
 - 5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
 - 3: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64-pin devices.
 - 7: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set by user software after an IFSx user bit interrogation.

	010	3
	١	٠
	C	_
	7	7
	Ì	í
	r	_
	_	
	010	X
	2	-
	٤	3
	Š	2
	ì	ź
	₹	5
	`	_
	7	D
	ċ	5
	Ξ	2
		5
	č	5
(Č	2
,	<	<
	Ξ	3
	5)

TABLE 11-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

ess		•								Bit	s								
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1390	DCH4SSA	31:16 15:0								CHSSA<	<31:0>								0000
13A0	DCH4DSA	31:16 15:0								CHDSA<	<31:0>								0000
13B0	DCH4SSIZ	31:16 15:0	_	_	_	_	_	_	_	- CHSSIZ-	— <15:0>	_	_	_	_	_	_	_	0000
13C0	DCH4DSIZ	31:16 15:0	_	_	_	_	_	_	_	CHDSIZ-	_	_	_	_	_	_	_	_	0000
13D0	DCH4SPTR	31:16 15:0	_	_	_	_	_	_	_	CHSPTR	_	_	_	_	_	_	_	_	0000
13E0	DCH4DPTR	31:16 15:0	_	_	_	_	_	_	_	CHOPTR	_	_	_	_	_	_	_	_	0000
13F0	DCH4CSIZ	31:16 15:0	_	_	_	_	_	_	_	CHDF1R — CHCSIZ·	_	_	_	_	_	_	_	_	0000
1400	DCH4CPTR	31:16 15:0	_	_	_	_	_	_	_	— CHCPTR	1	_	_	_	_	_	_	_	0000
1410	DCH4DAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1420	DCH5CON	15:0 31:16					N<7:0>			CHPDAT	<15:0> —	_	_	_	_	_	_	_	0000
		15:0 31:16	CHBUSY —		CHPIGNEN —		CHPATLEN —		_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN CHAIR	— Q<7:0>	CHEDET	CHPR	I<1:0>	0000 00FF
	DCH5ECON	15:0 31:16	_ [_	_	CHSIR	Q<7:0>	_	_	_	CFORCE CHSDIE	CABORT CHSHIE	PATEN CHDDIE	SIRQEN CHDHIE	AIRQEN CHBCIE	— CHCCIE	— CHTAIE	— CHERIE	FF00
1440	DCH5INT	15:0 31:16	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
1450	DCH5SSA	15:0 31:16								CHSSA<	<31:0>								0000
1460	DCH5DSA	15:0								CHDSA<	<31:0>								0000
1470	DCH5SSIZ	31:16 15:0	_	_		_			_	CHSSIZ-	— <15:0>	_		_	_	_	_	_	0000
1480	DCH5DSIZ	31:16 15:0	_	_	_	_	_		_	- CHDSIZ	— <15:0>	_	_	_	_	_	_	_	0000
1490	DCH5SPTR	31:16 15:0	_		_		_		_	— CHSPTR	— <15:0>	_		_	_	_	_	_	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

REGISTER 23-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

- bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits
 - 11 = All 16-bit of address are multiplexed with the 16-bits of data (PMA<15:0> or PMD<15:0>) using two phases
 - 10 = All 16-bit of address are multiplexed with the lower 8-bits of data (PMA<15:8>, PMA<7:0>, or PMD<7:0>) using three phases
 - 01 = Lower 8-bits of address are multiplexed with lower 8-bits of data (PMA<7:0> or PMD<7:0>)
 - 00 = Address and data pins are not multiplexed
 - Note: The ADRMUX bits are independent of the MODE16 bit. Therefore, if ADDRMUX = 11 and MODE16 = 0, only the lower 8 bits of the address will be driven out. Additionally, if ADDRMUX = 10 and MODE16 = 1, the upper 8 bits of the data will be driven out on PMD<15:8>.
- bit 10 **PMPTTL:** PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffer
- bit 9 **PTWREN:** Write Enable Strobe Port Enable bit
 - 1 = PMWR/PMENB port is enabled
 - 0 = PMWR/PMENB port is disabled
- bit 8 PTRDEN: Read/Write Strobe Port Enable bit
 - 1 = PMRD/PMWR port is enabled
 - 0 = PMRD/PMWR port is disabled
- bit 7-6 CSF<1:0>: Chip Select Function bits(2)
 - 11 = Reserved
 - 10 = PMCS2/(a) and PMCS1/(a) used as Chip Select
 - 01 = PMCS2/(a) used as Chip Select, PMCS1/(a) used as address bit 14 or (22 when EXADR = 1)
 - 00 = PMCS2/(a) and PMCS1/(a) used as address bits (15 and 14) or (23 and 22 when EXADR = 1)

Note: When the CSx bit is used as an address, it is subject to auto-increment/decrement.

- bit 5 ALP: Address Latch Polarity bit⁽²⁾
 - 1 = Active-high (PMCS2) / (PMPCS2a)
 - 0 = Active-low (PMCS2) / (PMPCS2a)
 - **Note:** When the PMCS2/(a) pin is used as an address pin, the setting of the CS2P bit does not affect the polarity.
- bit 4 **CS2P**: Chip Select 1 Polarity bit⁽²⁾
 - 1 = Active-high (PMCS2) / (PMPCS2a)
 - 0 = Active-low (PMCS2) / (PMPCS2a)
 - When the PMCS2/PMPCS2a pin is used as an address pin, the setting of the CS2P bit does not affect the polarity.
- bit 3 **CS1P:** Chip Select 0 Polarity bit⁽²⁾
 - 1 = Active-high (PMCS1) / (PMPCS1a)
 - 0 = Active-low (PMCS1) / (PMPCS1a)
 - **Note:** When the PMCS1/PMPCS1a pin is used as an address pin, the setting of the CS1P bit does not affect the polarity.
- bit 2 Unimplemented: Read as '0'
 - **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 26-2: CxCFG: CAN BAUD RATE CONFIGURATION REGISTER ('x' = 1-4) (CONTINUED)

bit 10-8 **PRSEG<2:0>:** Propagation Time Segment bits⁽⁴⁾

- **Note 1:** SEG2PH ≤ SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.
 - 2: 3 Time bit sampling is not allowed for BRP < 2.
 - 3: $SJW \leq SEG2PH$.
 - 4: The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CxCON<23:21>) = 100).

REGISTER 26-9: CxRXMn: CAN ACCEPTANCE FILTER MASK 'n' REGISTER ('x' = 1-4; 'n' = 0, 1, 2 OR 3)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				SID<1	0:3>			
23:16	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
23.10		SID<2:0>		_	MIDE	_	EID<	17:16>
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6				EID<1	5:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				EID<7	7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

1 = Include the SIDx bit in filter comparison

0 = The SIDx bit is a 'don't care' in filter operation

bit 20 Unimplemented: Read as '0'

bit 19 MIDE: Identifier Receive Mode bit

1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter

0 = Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))

bit 18 Unimplemented: Read as '0'

bit 17-0 **EID<17:0>:** Extended Identifier bits

1 = Include the EIDx bit in filter comparison

0 = The EIDx bit is a 'don't care' in filter operation

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CxCON<23:21>) = 100).

REGISTER 26-18: CxFIFOUAn: CAN FIFO USER ADDRESS REGISTER 'n' ('x' = 1-4; 'n' = 0 THROUGH 15)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	R-x	R-x										
31.24				CxFIFOU	An<31:24>							
23:16	R-x	R-x										
23.10				CxFIFOU	An<23:16>							
15:8	R-x	R-x										
13.6	CxFIFOUAn<15:8>											
7:0	R-x	R-x	R-x	R-x	R-x	R-x	R-0 ⁽¹⁾	R-0 ⁽¹⁾				
7.0		CxFIFOUAn<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CxFIFOUAn<31:0>: CANx FIFO User Address bits

TXEN = 1: (FIFO configured as a transmit buffer)

A read of this register will return the address where the next message is to be written (FIFO head).

TXEN = 0: (FIFO configured as a receive buffer)

A read of this register will return the address where the next message is to be read (FIFO tail).

Note 1: This bit will always read '0', which forces byte-alignment of messages.

Note: This register is not guaranteed to read correctly in Configuration mode, and should only be accessed when the module is not in Configuration mode.

REGISTER 27-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	-	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_		_	_	_	_
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
13.0	_	_	SIDL	_	_	_	_	_
7:0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
7.0	_	_	_	C5OUT	C4OUT	C3OUT	C2OUT	C10UT

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue operation of all Op amp/Comparators when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12-5 Unimplemented: Read as '0'

bit 4-0 **C50UT:C10UT:** Op amp/Comparator 5 through Comparator 1 Output Status bit

When CPOL = 0:

1 = VIN+ > VTH+

0 = VIN+ < VTH-

When CPOL = 1:

1 = VIN+ < VTH-

0 = VIN+ > VTH+

PIC32MK GP/MC Family **NOTES:**

REGISTER 30-5: VELxCNT: VELOCITY COUNTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				VELCNT	<31:24>			
22.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				VELCNT	⁻ <23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				VELCN.	T<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				VELCN	IT<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **VELCNT<31:0>:** 32-bit Velocity Counter bits

The velocity counter is automatically cleared after every processor read of the velocity counter. It is not reset by the index input or otherwise affected by any of the PIMOD<2:0> specified modes. The contents of the counter represents the distance traveled during the time between samples. Velocity equals the distance traveled per unit of time. The velocity counter can save the application software the trouble of performing 32-bit math operations between current and previous position counter values to calculate velocity. If the velocity counter rolls over from 0x7FFFFFFF to 0x80000000, or from 0x80000000 to 0x7FFFFFFF, an overflow/underflow condition is detected. If the VELOVIEN bit is set in the QEISTAT register, an interrupt will be generated.

31.1 PWM Faults

The PWM module incorporates multiple external Fault inputs to include FLT1 and FLT2, which are remappable using the PPS feature, and FLT15, which has been implemented with Class B safety features, and is available on a fixed pin at reset for Fault detection.

Fault pins are selectable for active level (active high or low). FLT pins provide a safe and reliable way to shut down the PWM outputs, tri-state, when the Fault input is asserted. Therefore, the user should provide the necessary external pull-up or pull-down to disable the high or low side FETs in motor control applications.

31.1.1 PWM FAULTS AT RESET

During any reset event, the PWM module maintains ownership of the Class B fault FLT15. At reset, this fault is enabled in latched mode to guarantee the fail-safe power-up of the application. The application software must clear the PWM fault before enabling the High-Speed Motor Control PWM module. To clear the fault condition, the FLT15 pin must first be pulled low externally or the internal pull down resistor in the CNPDx register can be enabled.

Note:

The Fault mode may be changed using the FLTMOD<1:0> bits (IOCONx<17:16>) regardless of the state of FLT15.

31.1.2 WRITE-PROTECTED REGISTERS

Write protection is implemented for the IOCONx register. The write protection feature prevents any inadvertent writes. This protection feature can be controlled by the PWMLOCK Configuration bit (DEVCFG3<20>). The default state of the write protection feature is disabled (PWMLOCK = 1). The write protection feature can be enabled by configuring the PWMLOCK = 0.

To gain write access, the application software must write two consecutive values of (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. Every write to the IOCONx register requires a prior unlock operation.

The unlocking sequence is described in Example 31-1.

Figure 31-2 shows the register interconnection diagram for the Motor Control PWM module.

EXAMPLE 31-1: PWM WRITE-PROTECTED REGISTER UNLOCK SEQUENCE

```
Untested Code - For Information Purposes Only
; In the default Reset state, the FLT15 pin must be pulled low externally to clear and disable
; Writing to IOCONx register requires unlock sequence
di
       v1
ehb
                          ;Disable interrupts
mov
       #0xXXXX,r3
                          ; Move desired IOCON4 register data to r3 register
mov
       #0xabcd,r1
                          ;Load first unlock key to r1 register
       #0x4321,r2
                          ;Load second unlock key to r2 register
mov
       rl, PWMKEY
                          ;Write first unlock key to PWMKEY register
mov
       r2, PWMKEY
                          ;Write second unlock key to PWMKEY register
mov
mov
       r3,IOCON4
                          ;Write desired value to IOCON SFR for channel 4
mfc0
       v0,c0_status
ori
       v0,v0,0x1
mtc0
       v0,c0_status
ehb
                          ;Re-enable Interrupts
```

0
2016
\preceq
ဂု
Ó
2018
7
Microchi
윽
0
子
ᅙ.
⊣
chn
⋾
으
.0
ã
_
nc
``

TABLE 31-1:	MCPWM REGISTER	MAP (CONTINUED)
--------------------	----------------	-----------------

A9A0 AUXCON9 A9B0 PTMR9 31:16					Bits									
A9A0 AUXCON9 31:16 —	28/12 27/1	Namo (r)	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A9B0 PTMR9 31:16 — — — — — — — — — — — — — — — — — — —	_ _	JXCON9 31:16 — -		-	_	_	_	_		_		_	_	0000
15:0		15:0 — –		_	_	_	_		CHOPS	EL<3:0>		CHOPHEN	CHOPLEN	0000
A9C0 PWMCON10 31:16 FLTIF CLIF TRGIF 15:0 FLTSTAT CLTSTAT — A9D0 IOCON10 31:16 — — 15:0 PENH PENL POLH A9E0 PDC10 31:16 — — — 15:0 A9F0 SDC10 31:16 — — — 15:0 AA00 PHASE10 31:16 — — — 15:0 AA10 DTR10 31:16 — — — 15:0 AA20 ALTDTR10 31:16 — — — 15:0 AA30 DTCOMP10 31:16 — — — 15:0 AA40 TRIG10 31:16 — — — 15:0 AA40 TRIG10 31:16 — — — 15:0 AA50 TRGCON10 31:16 — — — 15:0 AA60 STRIG10 31:16 — — — — 15:0 AA70 CAP10 31:16 — — — — 15:0 AA80 LEBCON10 31:16 — — — — 15:0 AA90 LEBDLY10 31:16 — — — — 15:0 — — 15:0 — — — 15:0 — — — 15:0 — — — 15:0 — — — 15:0 — — — — 15:0 — — — — 15:0 — — — — 15:0 — — — — 15:0 — — — — 15:0 — — — — — 15:0 — — — — — 15:0 — — — — — 15:0 — — — — — — 15:0 — — — — — — — 15:0 — — — — — — — — — — — — — — — — — — —		MR9 31:16 — –		_	_	_	_	_	_	_	_	_	_	0000
15:0 FLTSTAT CLTSTAT — A9D0 IOCON10 31:16 — — — 15:0 PENH PENL POLH A9E0 PDC10 31:16 — — —		15:0			TMR<15	:0>								0000
A9D0 IOCON10 31:16 — — — — — — — — — — — — — — — — — — —	PWMLIF PWMI	VMCON10 31:16 FLTIF CL	MHIF —	_	_	FLTIEN	CLIEN	TRGIEN	PWMLIEN	PWMHIEN	_	_	_	0000
15:0	— E0	15:0 FLTSTAT CLTS	CAM<1:0>	ITB	_	DTC<	1:0>	DTCP	PTDIR	MTBS	_	XPRES	_	0000
A9E0 PDC10 31:16 — — — — — — — — — — — — — — — — — — —	CLSRC<3:0>	CON10 31:16 — -	•	CLPOL	CLMOD	_		FLTSF	RC<3:0>		FLTPOL	FLTMO	D<1:0>	0078
15:0	POLL PI	15:0 PENH PE	PMOD<1:0>	OVRENH	OVRENL	OVRDA [*]	Γ<1:0>	FLTDA	T<1:0>	CLDAT	<1:0>	SWAP	OSYNC	0000
A9F0 SDC10 31:16 — — — — — — — — — — — — — — — — — — —		C10 31:16 — -		_	_	_	_	_	_	_	_	_	_	0000
15:0		15:0			PDC<15	:0>								0000
AA00 PHASE10 31:16 — — — — — — — — — — — — — — — — — — —)C10 31:16 — -		_	_	_	_	_	_	_	_	_	_	0000
15:0		15:0		•	SDC<15	:0>	•	•						0000
AA10 DTR10 31:16 — — — — — — — — — — — — — — — — — — —		- HASE10 31:16 — -		_	_	_	_	_	_	_	_	_	_	0000
15:0	•	15:0	'	•	PHASE<1	5:0>								0000
AA20 ALTDTR10 31:16 — — — — — — — — — — — — — — — — — — —		rR10 31:16 — -		_	_	_	_	_	_	_	_	_	_	0000
15:0	15:0 DTR<15:0>						0000							
AA30 DTCOMP10 31:16 — — — — — — — — — — — — — — — — — — —		TDTR10 31:16 — -		_	_	_	_	_	_	_	_	_	_	0000
15:0 — — — — — — — — — — — — — — — — — — —		15:0		•	ALTDTR<	15:0>	•	•		•				0000
AA40 TRIG10 31:16 — — — — — — — — — — — — — — — — — — —		ГСОМР10 31:16 — -		_	_	_	_	_	_	_	_	_	_	0000
15:0 AA50 TRGCON10 31:16 — — — — — — — — — — — — — — — — — — —		15:0 — -		•	•	COMP<	13:0>	•		•				0000
AA50 TRGCON10 31:16 — — — — — — — — — — — — — — — — — — —		राG10 31:16 — -		_	_	_	_	_	_	_	_	_	_	0000
15:0 TRGDIV<3:0> AA60 STRIG10 31:16 — — — — — — — — — — — — — — — — — — —		15:0		-	TRGCMP<	15:0>	•	•		•				0000
AA60 STRIG10 31:16 — — — — — — — — — — — — — — — — — — —	- -	RGCON10 31:16 — -	- -	_	_	_	_	_	_	_	_	_	_	0000
15:0 AA70 CAP10 31:16 ———————————————————————————————————	TR	15:0 TF	RGSEL<1:0>	STRGSE	L<1:0>	DTM	STRGIS	_	_	_	_	_	_	0000
AA70 CAP10 31:16 — — — — — — — — — — — — — — — — — — —		RIG10 31:16 — -		_	_	_	_	_	_	_	_	_	_	0000
15:0 AA80 LEBCON10 31:16 — — — 15:0 PHR PHF PLR AA90 LEBDLY10 31:16 — — — 15:0 — — —	•	15:0	'	S	TRGCMP	<15:0>								0000
AA80 LEBCON10 31:16 — — — — — — — — — — — — — — — — — — —	- -	AP10 31:16 — -	- -	_	_	_	_	_	_	_	_	_	_	0000
AA90 LEBDLY10 31:16 — — — — — — — — — — — — — — — — — — —	•	15:0	'	•	CAP<15	:0>								0000
AA90 LEBDLY10 31:16 — — — — — — — — — — — — — — — — — — —	- -	BCON10 31:16 — -	- -	_	_	_	_	_	_	_	_	_	_	0000
15:0 — — —	PLF FLTLEI	15:0 PHR PF	BEN CLLEBEN	_	_	_	_	_	_	_	_	_	_	0000
15:0 — — —		BDLY10 31:16 — -	-	_	_	_	_	_	_	_	_	_	_	0000
I I I I	_						LEB<	<11:0>						0000
AAA0 AUXCON10 31:16 — — —		JXCON10 31:16 — —	- -	_	_	_	_	_	_	_	_	_	_	0000
15:0 — — —				_	_	_	_		CHOPS	EL<3:0>		CHOPHEN	CHOPLEN	

Legend: '—' = unimplemented; read as '0'.

REGISTER 31-1: PTCON: PWM PRIMARY TIME BASE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	HS/HC-0	U-0	U-0
15.6	PTEN	_	PTSIDL	SESTAT ⁽¹⁾	SEIEN ⁽³⁾	PWMRDY	_	_
7:0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		PC	CLKDIV<2:0>	(2)	SEVTPS<3:0>(2)			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0' bit 15 PTEN: PWM Module Enable bit

1 = PWM module is enabled 0 = PWM module is disabled

Note: Many of the PWM registers and/or bits as designated, do not allow updates once a PWM

module is enabled. Therefore, it is recommended that the user application initialize all

required PWM registers before setting the PTEN bit equal to '1'.

bit 14 Unimplemented: Read as '0'

bit 13 **PTSIDL:** PWM Time Base Stop in Idle Mode bit

1 = PWM time base halts in CPU Idle mode

0 = PWM time base runs in CPU Idle mode

bit 12 **SESTAT:** Special Event Interrupt Status bit⁽¹⁾

1 = Special Event Interrupt is pending

0 = Special Event Interrupt is not pending

bit 11 SEIEN: Special Event Interrupt Enable bit

1 = Special Event Interrupt is enabled

0 = Special Event Interrupt is disabled

bit 10 **PWMRDY:** PWM Module Status bit

1 = PWM module is ready and operation has begun

0 = PWM module is not ready

bit 9-7 **Unimplemented:** Read as '0'

Note 1: The SESTAT bit is cleared by clearing the SEIEN bit and the corresponding bit in the IFSx register.

2: The SEVTPS<3:0> and PCLKDIV<2:0> bits should be changed only when the PTEN bit (PTCON<15>) = 0.

3: To clear the Primary Special Event Interrupt the user application must do the following:

- 1) Clear the SEIEN bit by setting it to '0'.
- 2) Clear the Primary Special Event Interrupt flag by setting IFS5<11> = 0.
- 3) Re-enabling the PTCON register by setting the SEIEN equal to '1' if desired.

The user application will not be able to clear the Primary Special Event Interrupt flag as long as the SEIEN bit is equal to '1'.

REGISTER 31-6: STPER: SECONDARY MASTER TIME BASE PERIOD REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	_		_	_	_	_	_	_			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_	_	_	_	_	_	_	_			
15:8	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6				STPER<	15:8> ^(1,2,4)						
7:0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾			
/.0	STPER<7:0>(1,2,4)										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 STPER<15:0>: Secondary Master Time Base Period Value bits^(1,2,4)

Note 1: Minimum LSb = 1/FSYSCLK.

2: Minimum value is 0x0008.

3: If a period value lesser than 0x0008 is chosen, the internal hardware forcefully sets the period to a minimum value of 0x0008.

4: STPER = (FSYSCLK/(FPWM * PCLKDIV<2:0> bits (PTCON<6:4>)). FPWM = User-desired PWM Frequency.

REGISTER 31-7: SSEVTCMP: PWM SECONDARY SPECIAL EVENT COMPARE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	_	_	_	_	_	_	_	_			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10	_	_	_	_	_	_	_	_			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.6	SSEVTCMP<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
/.0	SSEVTCMP<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 SSEVTCMP<15:0>: Secondary Special Event Compare Value bits

The secondary special event trigger allows analog-to-digital conversions to be synchronized to the secondary master PWM time base. The analog-to-digital sampling and conversion time may be programmed to occur at any point within the PWM period.

FIGURE 36-14: QEI MODULE EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 36-36: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characte	ristic ⁽¹⁾		Min.	Тур.	Max.	Units	Conditions
TQ10	TtQH	TQCK High Time	Synchro with pres		[(12.5 or 0.5 Tcy) / N] + 25	_		ns	Must also meet parameter TQ15. N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ11	TtQL	TQCK Low Time	Synchro with pres		[(12.5 or 0.5 Tcy) / N] + 25	_		ns	Must also meet parameter TQ15. N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ15	TtQP	TQCP Input Period	Synchro with pres		[(25 or Tcy) / N] + 50	_	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ20	TCKEXTMRL	Delay from Extern Edge to Timer Inc		Clock	_	1	Tcy	_	_

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} N = Index Channel Digital Filter Clock Divide Select bits.

TABLE 36-41: ADC SAMPLE TIMES WITH CVD ENABLED

AC CHARACTERISTICS ⁽²⁾			Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param. No.	Symbol	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
AD60a	TSAMP	Sample Time for ADC7 (Class 2 and Class 3 Inputs) with the CVDEN bit (ADCCON1<11>) = 1	8 9 11 12 14 16 17	_	TA		Source Impedance ≤ 200Ω CVDCPL<2:0> (ADCCON2<28:26>) = 001 CVDCPL<2:0> (ADCCON2<28:26>) = 010 CVDCPL<2:0> (ADCCON2<28:26>) = 011 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 111	
			10 12 14 16 18 19 21	_		TAD	Source Impedance ≤ 500Ω CVDCPL<2:0> (ADCCON2<28:26>) = 001 CVDCPL<2:0> (ADCCON2<28:26>) = 010 CVDCPL<2:0> (ADCCON2<28:26>) = 011 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 111	
		13 16 18 21 — TAD 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6				Source Impedance \leq 1 KΩ CVDCPL<2:0> (ADCCON2<28:26>) = 001 CVDCPL<2:0> (ADCCON2<28:26>) = 010 CVDCPL<2:0> (ADCCON2<28:26>) = 011 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 111		
			41 48 56 63 70 78 85	_	_	TAD	Source Impedance \leq 5 K Ω CVDCPL<2:0> (ADCCON2<28:26>) = 001 CVDCPL<2:0> (ADCCON2<28:26>) = 010 CVDCPL<2:0> (ADCCON2<28:26>) = 011 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 111	

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

TABLE 36-43: CTMU CURRENT SOURCE SPECIFICATIONS


AC CHARACTERISTICS			Standard Operating Conditions (see Note 1): 2.2V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
CTMU CUR	RENT SOUR	CE							
CTMU0	RES	Resolution	-2	_	+2	°C	3.3V @ -40°C to 125°C		
CTMUI1	IOUT1	Base Range ⁽¹⁾	_	0.55	_	μΑ	CTMUCON<1:0> = 01		
CTMUI2	Іоит2	10x Range ⁽¹⁾	_	5.5	_	μA	CTMUCON<1:0> = 10		
CTMUI3	Іоит3	100x Range ⁽¹⁾	_	55	_	μΑ	CTMUCON<1:0> = 11		
CTMUI4	Iout4	1000x Range ⁽¹⁾	_	550	_	μΑ	CTMUCON<1:0> = 00		
CTMUFV1	VF	Temperature Diode Forward Voltage ^(1,2)	_	0.598	_	V	TA = +25°C, CTMUCON<1:0> = 01		
			_	0.658	_	V	TA = +25°C, CTMUCON<1:0> = 10		
			_	0.721	_	V	TA = +25°C, CTMUCON<1:0> = 11		
CTMUFV2	VFVR	Temperature Diode Rate of	_	-1.92	_	mV/ºC	CTMUCON<1:0> = 01		
	Change ^(1,2)		_	-1.74	_	mV/ºC	CTMUCON<1:0> = 10		
			_	-1.56		mV/°C	CTMUCON<1:0> = 11		

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

- 2: Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:
 - VREF+ = AVDD = 3.3V
 - · ADC module configured for conversion speed of 500 ksps
 - All PMD bits are cleared (PMDx = 0)
 - Executing a while(1) statement
 - · Device operating from the FRC with no PLL

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	Z		64			
Pitch	е		0.50 BSC			
Overall Height	Α	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Width	Е	9.00 BSC				
Exposed Pad Width	E2	5.30	5.40	5.50		
Overall Length	D		9.00 BSC			
Exposed Pad Length	D2	5.30	5.40	5.50		
Contact Width	р	0.20	0.25	0.30		
Contact Length	Г	0.30 0.40 0.50				
Contact-to-Exposed Pad	K	0.20	•	-		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2

Parallel Slave Port Requirements	667	UART1 and UART2	326
PIC32MK Family USB Interface Diagram	214	UART3-UART6	327
PICkit 3 In-Circuit Debugger/Programmer		USB1 and USB2	215
Pinout I/O Descriptions		Registers	
MCPWM Fault, Current Limit and Dead-Tir	me Compen-	[pin name]R (Peripheral Pin Select Input)	273
sation		AD1CON1 (A/D Control 1)	
MCPWM Generators 1 through 12		AD1CON1 (ADC Control 1)	
Quadrature Encoders 1 through 6		ADCANCON (ADC Analog Warm-up Control F	
Pinout I/O Descriptions (table) . 15, 16, 17, 18, 21		436	
26, 27, 28, 32, 33	.,,,,	ADCBASE (ADC Base)	425
PORTB Register Map (64-pin and 100-pin Devic	es) 254	ADCCMP1CON (ADC Digital Comparator	
Power-on Reset (POR)	00)	Register)	
and On-Chip Voltage Regulator	611	ADCCMPENx (ADC Digital Comparator 'x' En	
Power-Saving Features		ister ('x' = 1 through 4))	_
with CPU Running		ADCCMPx (ADC Digital Comparator 'x' Limit V	
Prefetch Cache SFR Summary		ister ('x' = 1 through 4))	
Prefetch Module	101	ADCCMPxCON (ADC Digital Comparator ')	
Q		Register ('x' = 2 through 4))	
•	E0E	ADCCNTB (ADC Channel Sample Count Base	: Address)
Quadrature Encoder Interface (QEI)	505	427	
R		ADCCON1 (ADC Control Register 1)	
	255	ADCCON2 (ADC Control Register 2)	
Real-Time Clock and Calendar (RTCC)	355	ADCCON3 (ADC Control Register 3)	
Register Map	00 400 500	ADCCSS1 (ADC Common Scan Select Regist	,
CTMU4		ADCCSS2 (ADC Common Scan Select Regist	
Device ADC Calibration Summary		ADCDATAx (ADC Output Data Register ('x' =	0-27, 33-
Device Configuration Word Summary		41, and 45-53))	
Device EEDATA Calibration Summary		ADCDMAB (ADC Channel Sample count Base	Address)
Device Serial Number Summary	594	427	
DMA Channel 0-3	189	ADCDSTAT1 (ADC Data Ready Status Regist	er 1). 401
DMA CRC	188	ADCDSTAT2 (ADC Data Ready Status Regist	
DMA Global	188	ADCEIEN1 (ADC Early Interrupt Enable Regis	,
Flash Controller	92, 286, 294	ADCEIEN2 (ADC Early Interrupt Enable Regis	,
Input Capture 10-16	300	ADCEISTAT2 (ADC Early Interrupt Status Reg	
Input Capture 1-9		435	,
Interrupt		ADCFLTRx (ADC Digital Filter 'x' Register	· ('v' = 1
Op amp/Comparator		through 6))	
Oscillator Configuration		ADCGIRQEN1 (ADC Interrupt Enable Registe	
Output Compare 10-16			
Output Compare1-9		ADCIMCON1 (ADC Input Mode Control Regis ADCIMCON2 (ADC Input Mode Control Regis	
Parallel Master Port		` .	,
Peripheral Pin Select Input		ADCIMCON3 (ADC Input Mode Control Regis	,
Peripheral Pin Select Output		ADCIMCON4 (ADC Input Mode Control Regis	
·		ADCIRQEN2 (ADC Interrupt Enable Register 2	
PORTA (100-pin Devices)		ADCSYSCFG0 (ADC System Configuration R	egister 0)
PORTA (64-pin Devices)		439	
PORTB		ADCSYSCFG1 (ADC System Configuration R	egister 1)
PORTC (64-pin and 100-pin Devices)		440	
PORTD		ADCTRG1 (ADC Trigger Source 1 Register)	406
PORTD (100-pin Devices)	256	ADCTRG2 (ADC Trigger Source 2 Register)	408
PORTE (100-pin Devices)	258	ADCTRG3 (ADC Trigger Source 3 Register)	410
PORTE (64-pin Devices)	259	ADCTRG4 (ADC Trigger Source 4 Register)	412
PORTF (100-pin Devices)	260	ADCTRG5 (ADC Trigger Source 5 Register)	
PORTF (64-pin Devices)	261	ADCTRG6 (ADC Trigger Source 6 Register)	
PORTG (100-pin Devices)		ADCTRG7 (ADC Trigger Source 7 Register)	
PORTG (64-pin Devices)	263	ADCTRGMODE (ADC Triggering Mode for	
Prefetch		ADC)	
RTCC		•	
SPI1 andSPI2		ADCYCEG (ADCy Configuration Register 'y	
SPI3 through SPI6		ADCxCFG (ADCx Configuration Register 'x	
		through 5 and 7))	
System Bus Target 0		ADCxTIME (Dedicated ADCx Timing Register	
System Bus Target 0		through 5))	
System Bus Target 1		ALRMDATE (Alarm Date Value)	
System Bus Target 2		ALRMDATECLR (ALRMDATE Clear)	
System Bus Target 3		ALRMDATESET (ALRMDATE Set)	
System Control		ALRMTIME (Alarm Time Value)	
Timer1_Timer0	277 222		