

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, IrDA, LINbus, PMP, QEI, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, Motor Control PWM, WDT
Number of I/O	49
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 27x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk1024mcf064-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

OP AMP 1 THROUGH OP AMP 3, AND OP AMP 5 PINOUT I/O DESCRIPTIONS **TABLE 1-12:**

	Pin Nu	umber						
Pin Name	100-pin TQFP	64-pin QFN/ TQFP	Pin Type	Buffer Type	Description			
					Op amp 1			
OA1OUT	25	16	0	Analog	Op amp 1 Output			
OA1IN+	26	17	I	Analog	Op amp 1 Positive Input			
OA1IN-	27	18	I	Analog	Op amp 1 Negative Input			
					Op amp 2			
OA2OUT	22	13	0	Analog	Op amp 2 Output			
OA2IN+	23	14	I	Analog	Op amp 2 Positive Input			
OA2IN-	24	15	I	Analog	Op amp 2 Negative Input			
					Op amp 3			
OA3OUT	32	21	0	Analog	Op amp 3 Output			
OA3IN+	34	23	ı	Analog	Op amp 3 Positive Input			
OA3IN-	33	22	I	Analog	Op amp 3 Negative Input			
_					Op amp 5			
OA5OUT	72	46	0	Analog	Op amp 5 Output			
OA5IN+	51	33	i	Analog	Op amp 5 Positive Input			
OA5IN-	76	49	I	Analog	Op amp 5 Negative Input			

CMOS = CMOS-compatible input or output Legend:

Analog = Analog input ST = Schmitt Trigger input with CMOS levels O = Output

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

CAN1 THROUGH CAN4 PINOUT I/O DESCRIPTIONS TABLE 1-13:

	Pin Nu	umber		Buffer Type					
Pin Name (see Note 1)	100-pin TQFP	64-pin QFN/ TQFP	Pin Type		Description				
C1TX	PPS	PPS	0	_	CAN1 Bus Transmit Pin				
C1RX	PPS	PPS	I	ST	CAN1 Bus Receive Pin				
C2TX	PPS	PPS	0	_	CAN2 Bus Transmit Pin				
C2RX	PPS	PPS	I	ST	CAN2 Bus Receive Pin				
C3TX	PPS	PPS	0	_	CAN3 Bus Transmit Pin				
C3RX	PPS	PPS	I	ST	CAN3 Bus Receive Pin				
C4TX	PPS	PPS	0	_	CAN4 Bus Transmit Pin				
C4RX	PPS	PPS	I	ST	CAN4 Bus Receive Pin				

Legend: CMOS = CMOS-compatible input or output Analog = Analog input

P = Power

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

O = Output PPS = Peripheral Pin Select I = Input


Note 1: This function does not exist on PIC32MKXXXGPDXXX devices.

Without proper signal isolation, on non-5V tolerant pins, the remote signal can actually power the PIC32 device through the high side ESD protection diodes. Besides violating the absolute maximum rating specification when VDD of the PIC32 device is restored and ramping up or ramping down, it can also negatively affect the internal Power-on Reset (POR) and Brown-out Reset (BOR) circuits, which can lead to improper initialization of internal PIC32 logic circuits. In these cases, it is recommended to implement digital or analog signal isolation as depicted in Figure 2-6, as appropriate. This is indicative of all industry microcontrollers and not just Microchip products.

TABLE 2-1: EXAMPLES OF DIGITAL/
ANALOG ISOLATORS WITH
OPTIONAL LEVEL
TRANSLATION

Example Digital/Analog Signal Isolation Circuits	Inductive Coupling	Capacitive Coupling	Opto Coupling	Analog/Digital Switch
ADuM7241 / 40 ARZ (1 Mbps)	Χ	_	_	_
ADuM7241 / 40 CRZ (25 Mbps)	Х	_	_	_
ISO721	_	Х	_	_
LTV-829S (2 Channel)	_	_	Х	_
LTV-849S (4 Channel)		_	Χ	_
FSA266 / NC7WB66	_	_		Χ

FIGURE 2-6: EXAMPLE DIGITAL/ANALOG SIGNAL ISOLATION CIRCUITS



3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 50. "CPU for Devices with MIPS32® microAptiv™ and M-Class Cores" (DS60001192) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: The microAptiv[™] CPU core resources are available at: www.imgtec.com.

The MIPS32[®] microAptiv™ MCU Core is the heart of the PIC32MK GP/MC family device processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

Key features include:

- · 5-stage pipeline
- · 32-bit address and data paths
- MIPS32 Enhanced Architecture (Release 5):
 - Multiply-accumulate and multiply-subtract instructions
 - Targeted multiply instruction
 - Zero/One detect instructions
 - WAIT instruction
 - Conditional move instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base
 - Atomic interrupt enable/disable
 - GPR shadow registers to minimize latency for interrupt handlers
 - Bit field manipulation instructions
 - Virtual memory support
- microMIPS™ compatible instruction set:
 - Improves code size density over MIPS32, while maintaining MIPS32 performance.
 - Supports all MIPS32 instructions (except branch-likely instructions)
 - Fifteen additional 32-bit instructions and 39 16-bit instructions corresponding to commonly-used MIPS32 instructions
 - Stack pointer implicit in instruction
 - MIPS32 assembly and ABI compatible

- Autonomous Multiply/Divide Unit (MDU):
 - Maximum issue rate of one 32x32 multiply per clock
 - Early-in iterative divide. Minimum 12 and maximum 38 clock latency (dividend (rs) sign extension-dependent)
- · Power Control:
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- · EJTAG Debug and Instruction Trace:
 - Support for single stepping
 - Virtual instruction and data address/value breakpoints
 - Hardware breakpoint supports both address match and address range triggering.
 - Eight instruction and four data complex breakpoints
- iFlowtrace[®] version 2.0 support:
 - Real-time instruction program counter
 - Special events trace capability
 - Two performance counters with 34 userselectable countable events
 - Disabled if the processor enters Debug mode
 - Program Counter sampling
- DSP ASE Extension:
 - Native fractional format data type operations
 - Register Single Instruction Multiple Data (SIMD) operations (add, subtract, multiply, shift)
 - GPR-based shift
 - Bit manipulation
 - Compare-Pick
 - DSP Control Access
 - Indexed-Load
 - Branch
 - Multiplication of complex operands
 - Variable bit insertion and extraction
 - Virtual circular buffers
 - Arithmetic saturation and overflow handling
 - Zero-cycle overhead saturation and rounding operations
- Floating Point Unit (FPU):
 - 1985 IEEE-754 compliant Floating Point Unit
 - Supports single and double precision datatypes
 - 2008 IEEE-754 compatibility control of NaN handling and Abs/Neg instructions
 - Runs at 1:1 core/FPU clock ratio

REGISTER 5-2: NVMKEY: PROGRAMMING UNLOCK REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31:24	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
				NVMKE	Y<31:24>								
23:16	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
	NVMKEY<23:16>												
15:8	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
		NVMKEY<15:8>											
7:0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0					
			•	NVMK	EY<7:0>		•						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 NVMKEY<31:0>: Unlock Register bits

These bits are write-only, and read as '0' on any read

Note: This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

REGISTER 5-3: NVMADDR: FLASH ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
				NVMADD	R<31:24> ⁽¹⁾								
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	NVMADDR<23:16> ⁽¹⁾												
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	NVMADDR<15:8> ⁽¹⁾												
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
				NVMADI	DR<7:0> ⁽¹⁾								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 NVMADDR<31:0>: Flash Address bits(1)

NVMOP<3:0> Selection	Flash Address Bits (NVMADDR<31:0>)
Page Erase	Address identifies the page to erase (NVMADDR<11:0> are ignored).
Row Program	Address identifies the row to program (NVMADDR<8:0> are ignored).
Word Program	Address identifies the word to program (NVMADDR<1:0> are ignored).
Quad Word Program	Address identifies the quad word (128-bit) to program (NVMADDR<3:0> bits are ignored).

Note 1: For all other NVMOP<3:0> bit settings, the Flash address is ignored. See the NVMCON register (Register 5-1) for additional information on these bits.

Note: The bits in this register are only reset by a POR and are not affected by other reset sources.

REGISTER 5-7: NVMBWP: FLASH BOOT (PAGE) WRITE-PROTECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	-	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	-	_	_	_	_	_	_
15:8	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	LBWPULOCK	PULOCK —		LBWP4 ⁽¹⁾	LBWP3 ⁽¹⁾	LBWP2 ⁽¹⁾	LBWP1 ⁽¹⁾	LBWP0 ⁽¹⁾
7:0	R/W-1	r-1	U-0 R/W		R/W-1	R/W-1	R/W-1	R/W-1
	UBWPULOCK	_	_	UBWP4 ⁽¹⁾	UBWP3 ⁽¹⁾	UBWP2 ⁽¹⁾	UBWP1 ⁽¹⁾	UBWP0 ⁽¹⁾

Legend: r = Reserved

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **LBWPULOCK:** Lower Boot Alias Write-protect Unlock bit

1 = LBWPx bits are not locked and can be modified

0 = LBWPx bits are locked and cannot be modified

This bit is only clearable and cannot be set except by any reset.

bit 14-13 Unimplemented: Read as '0'

bit 12 **LBWP4:** Lower Boot Alias Page 4 Write-protect bit⁽¹⁾

1 = Write protection for physical address 0x01FC10000 through 0x1FC13FFF enabled

0 = Write protection for physical address 0x01FC10000 through 0x1FC13FFF disabled

bit 11 **LBWP3:** Lower Boot Alias Page 3 Write-protect bit (1)

1 = Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF enabled

0 = Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF disabled

bit 10 LBWP2: Lower Boot Alias Page 2 Write-protect bit⁽¹⁾

1 = Write protection for physical address 0x01FC08000 through 0x1FC0BFFF enabled

0 = Write protection for physical address 0x01FC08000 through 0x1FC0BFFF disabled

bit 9 **LBWP1:** Lower Boot Alias Page 1 Write-protect bit⁽¹⁾

1 = Write protection for physical address 0x01FC04000 through 0x1FC07FFF enabled

0 = Write protection for physical address 0x01FC04000 through 0x1FC07FFF disabled

bit 8 **LBWP0:** Lower Boot Alias Page 0 Write-protect bit⁽¹⁾

1 = Write protection for physical address 0x01FC00000 through 0x1FC03FFF enabled

0 = Write protection for physical address 0x01FC00000 through 0x1FC03FFF disabled

bit 7 UBWPULOCK: Upper Boot Alias Write-protect Unlock bit

1 = UBWPx bits are not locked and can be modified

0 = UBWPx bits are locked and cannot be modified

This bit is only user-clearable and cannot be set except by any reset.

bit 6 Reserved: This bit is reserved for use by development tools

bit 5 **Unimplemented:** Read as '0'

Note 1: These bits are only available when the NVMKEY unlock sequence is performed and the associated Lock bit (LBWPULOCK or UBWPULOCK) is set.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

REGISTER 7-3: RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31:24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0					
31.24	_	_	_	_	_	_	DMTO	WDTO					
23:16	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0, HS, HC	R/W-0					
	SWNMI	_	_	_	GNMI	_	CF	WDTS					
45.0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0												
15:8	NMICNT<15:8>												
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0				NMICI	VT<7:0>								

Legend:HC = Hardware ClearHS = Hardware SetR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25 **DMTO:** Deadman Timer Time-out Flag bit

1 = DMT time-out has occurred and caused a NMI

0 = DMT time-out has not occurred

Setting this bit will cause a DMT NMI event, and NMICNT will begin counting.

bit 24 WDTO: Watchdog Timer Time-Out Flag bit

1 = WDT time-out has occurred and caused a NMI

0 = WDT time-out has not occurred

Setting this bit will cause a WDT NMI event, and MNICNT will begin counting.

bit 23 **SWNMI:** Software NMI Trigger.

1 = An NMI will be generated

0 = An NMI will not be generated

bit 22-20 Unimplemented: Read as '0'

bit 19 **GNMI:** General NMI bit

1 = A general NMI event has been detected or a user-initiated NMI event has occurred

0 = A general NMI event has not been detected

Setting GNMI to a '1' causes a user-initiated NMI event. This bit is also set by writing 0x4E to the NMIKEY<7:0> (INTCON<31:24>) bits.

bit 18 Unimplemented: Read as '0'

1 = FSCM has detected clock failure and caused an NMI

0 = FSCM has not detected clock failure

Note:

On a clock fail event if enabled by the FCKSM<1:0> bits (DEVCFG1<15:14>) = `0b11, this bit and the RNMICON<CF> bit will be set. The user software must clear both the bits inside the CF NMI before attempting to exit the ISR. Software or hardware settings of the CF bit (OSCCON<3>) will cause a CF NMI event and an automatic clock switch to the FRC provided the FCKSM<1:0> = '0b11. Unlike the CF bit (OSCCON<3>), software or hardware settings of the CF bit (RNMICON<17>) will cause a CF NMI event but will not cause a clock switch to the FRC. After a Clock Fail event, a successful user software clock switch if implemented, hardware will automatically clear the CF bit (RNMICON<17>), but not the CF bit (OSCCON<3>). The CF bit (OSCCON<3>) must be cleared by software using the OSCCON register unlock procedure.

Note 1: When a Watchdog Timer NMI event (when not in Sleep mode) or a Deadman Timer NMI event is triggered the NMICNT will start decrementing. When NMICNT reaches zero, the device is Reset. This NMI reset counter is only applicable to these two specific NMI events.

Note: The system unlock sequence must be performed before the SWRST bit is written. Refer to the **Section 42**. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

REGISTER 9-9: CLKSTAT: OSCILLATOR CLOCK STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	-	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	-	_	_
45.0	U-0 U-0		U-0	U-0	U-0	U-0	U-0	R-0
15:8	_	_	_	_	_	-	_	UPLLRDY
7.0	R-0	U-0	R-0	R-0	U-0	R-0	U-0	R-0
7:0	SPLLRDY	_	LPRCRDY	SOSCRDY	_	POSCRDY	_	FRCRDY

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-9 Unimplemented: Read as '0'

bit 8 UPLLRDY: USB PLL (UPLL) Ready Status bit

1 = UPLL is ready0 = UPLL is not ready

bit 7 SPLLRDY: System PLL (SPLL) Ready Status bit

1 = SPLL is ready0 = SPLL is not ready

bit 5 LPRCRDY: Low-Power RC (LPRC) Oscillator Ready Status bit

1 = LPRC is stable and ready

0 = LPRC is disabled or not operating

bit 4 SOSCRDY: Secondary Oscillator (Sosc) Ready Status bit

1 = Sosc is stable and ready

0 = Sosc is disabled or not operating

bit 3 **Unimplemented:** Read as '0'

bit 2 **POSCRDY:** Primary Oscillator (Posc) Ready Status bit

1 = Posc is stable and ready

0 = Posc is disabled or not operating

bit 1 Unimplemented: Read as '0'

bit 0 FRCRDY: Fast RC (FRC) Oscillator Ready Status bit

1 = FRC is stable and ready

0 = FRC is disabled for not operating

TARLE 11-3 DMA CHANNEL O THROUGH CHANNEL 7 REGISTER MAP			
	TADIE 44 2.		7 DECICTED MAD

100 0 0 0 0 0 0 0 0	SSS		_								Bit	s								
100 100	Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
150 CHBUSY CHPICATE CHPIC		DCHOCON	31:16				CHPIG	N<7:0>				_	_	_	_	_	_	_	_	0000
1070 DCHOECON 15.0 CHSRQ<7.0> CFORCE CABORT PATEN SIRGEN AIRGEN	1000	DCHUCON	15:0	CHBUSY	_	CHPIGNEN	_	CHPATLEN	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	I<1:0>	0000
15.0 CHONT 15.0 CHORDE	1070	DCH0ECON	31:16	_	_	_	_	_	_	_	_		1							00FF
1980 DCHONT 15.0 - - - - - - - - CHSDIF CHSDIF CHDIF CHDIF CHBCIF CHCCIF CHTAIF CHERIF 0.000	1070						CHSIR	Q<7:0>										_		FF00
190 DCH0SK3 31:16	1080	DCH0INT		_		_		_		_										
1990 DCHOSNA 15.0 CHOSNA 15.0 CHOSNA				_	_	_		_		_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	_
150 CHOSA	1090	DCH0SSA									CHSSA	<31:0>								
1000 DCHOSTZ 15.0	10A0	DCH0DSA									CHDSA	<31:0>								-
15:0	10D0	DCHUSSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
150 DCHOSYZ 150 DCHOSY	1080	DCHUSSIZ	15:0		CHSSIZ<15:0> 0000															
100	1000	DCHUDSIZ	31:16	_	_	_	_	_	_	_	_	ı	_	-	-	-	-	ı	1	0000
1000 DCHOPTE 15:0 CHSPTR< 15:0 CHSSTR< 15:0 CHSS	1000	DCI IODSIZ	15:0		CHDSIZ<15:0> 0000															
15:0	1000	DCHOSPTR		-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
100 DCHOCRIZ 15:0 CHDPTR<15:0> 0000	1000	DOTTOOT TIX												_						
15:0	10E0	DCH0DPTR		_		_		_		_	_	_	_	_	_	_	_	_	_	
150										1	CHDPTR	<15:0>	ı							
1100 DCHOCPTR 31:16	10F0	DCH0CSIZ		_		_		_		_			_	_	_	_	_	_	_	
110						1		1				<15:0>								_
1110 DCHODAT 31:16	1100	DCH0CPTR		_	_	_	_	_	_	_		-445:05	_	_	_	_	_	_	_	
110 DCH1CON 15:0 CHPIGN<											I	<15.0>								_
1120 DCH1CON 31:16 CHPIGNS CHPIGNS CHPATLEN CHCHNS CHEN CHAED CHCHN CHAEN CHBCIS CHCHN CHAEN CHCHN CHAEN CHBCIS CHCHN CHAEN CHBCIS CHCHN CHAEN CHCHN CHAEN CHCHN CHAEN CHCHN CHAEN CHCHN	1110	DCH0DAT		_	_	_		_		_	CHPDAT	<15:0>	_	_	_	_	_	_	_	
1120 DCH1CON 15:0 CHBUSY			_				CHDIC	N-7:0>			CITI DAT	×10.02								_
1130 DCH1ECON 31:16 - - - - - - - - -	1120	DCH1CON		CHBITCA		CHDICNEN	СПРІС				СПСПИВ	CHEN	CHAED	CHCHN	CHAEN		CHEDET	CHDD	Iz1:0>	_
1130 DCH1ECON 15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN			_			CHEIGINEIN		CHFAILLN				CITLIN	CHALD	CHICHIN			CHEDET	CHER	1 1.0 /	_
1140 DCH1INT 31:16 — — — — — — — — — — — — — — — — — — —	1130	DCH1ECON										_								
1140 DCH1INT			_		_		_		_	_	_							CHTAIF	CHERIF	1
1150 DCH1SSA 31:16 15:0 CHSSA<31:0> 0000 0000 0000 0000 0000 0000 0000	1140	DCH1INT				_		_		_										
1150 DCH1SSA 15:0 CHSSA<31:0> 0000 1160 DCH1DSA 31:16 CHDSA<31:0>																				+
1160 DCH1DSA 31:16 CHDSA<31:0>	1150	DCH1SSA									CHSSA	<31:0>								_
1160 DCHTDSA 15:0 CHDSA<31:0>	4400	DOLLADO	31:16								OLIDGA	.04.0:								
	1160	DCH1DSA									CHDSA	31:0>								

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

REGISTER 11-18: DCHxDAT: DMA CHANNEL x PATTERN DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	1	_	_	-	_	_	_	_		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	_	_	_	_	_	_	_	_		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	CHPDAT<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				CHPDAT	<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHPDAT<15:0>: Channel Data Register bits

Pattern Terminate mode:

Data to be matched must be stored in this register to allow terminate on match.

All other modes:

Unused.

REGISTER 16-3: DMTCLR: DEADMAN TIMER CLEAR REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	_	_	_	_	_	_	-	_	
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	_	_	_	_	_	_	_	_	
15:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15:8	_	_	_	_	_	_	-		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	STEP2<7:0>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0' bit 7-0 **STEP2<7:0>:** Clear Timer bits

00001000 = Clears STEP1<7:0>, STEP2<7:0> and the Deadman Timer if, and only if, preceded by correct loading of STEP1<7:0> bits in the correct sequence. The write to these bits may be verified by reading DMTCNT and observing the counter being reset.

All other write patterns = Set BAD2 bit, the value of STEP1<7:0> will remain unchanged, and the new value being written STEP2<7:0> will be captured. These bits are also cleared when a DMT reset event occurs.

REGISTER 20-1: SPIXCON: SPI CONTROL REGISTER (CONTINUED)

- bit 5 MSTEN: Master Mode Enable bit
 - 1 = Master mode
 - 0 = Slave mode
- bit 4 **DISSDI:** Disable SDI bit⁽⁴⁾
 - 1 = SDI pin is not used by the SPI module (pin is controlled by PORT function)
 - 0 = SDI pin is controlled by the SPI module
- bit 3-2 **STXISEL<1:0>:** SPI Transmit Buffer Empty Interrupt Mode bits
 - 11 = Interrupt is generated when the buffer is not full (has one or more empty elements)
 - 10 = Interrupt is generated when the buffer is empty by one-half or more
 - 01 = Interrupt is generated when the buffer is completely empty
 - 00 = Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete
- bit 1-0 SRXISEL<1:0>: SPI Receive Buffer Full Interrupt Mode bits
 - 11 = Interrupt is generated when the buffer is full
 - 10 = Interrupt is generated when the buffer is full by one-half or more
 - 01 = Interrupt is generated when the buffer is not empty
 - 00 = Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty)
- **Note 1:** This bit can only be written when the ON bit = 0. Refer to **36.0** "Electrical Characteristics" for maximum clock frequency requirements.
 - 2: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
 - **3:** When AUDEN = 1, the SPI/I²S module functions as if the CKP bit is equal to '1', regardless of the actual value of the CKP bit.
 - 4: This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see 13.3 "Peripheral Pin Select (PPS)" for more information).

REGISTER 25-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	DIFF15	SIGN15	DIFF14	SIGN14	DIFF13	SIGN13	DIFF12	SIGN12
22:46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	DIFF11	SIGN11	DIFF10	SIGN10	DIFF9	SIGN9	DIFF8	SIGN8
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	DIFF7	SIGN7	DIFF6	SIGN6	DIFF5	SIGN5	DIFF4	SIGN4
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	DIFF3	SIGN3	DIFF2	SIGN2	DIFF1	SIGN1	DIFF0	SIGN0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 **DIFF15:** AN15 Mode bit

1 = Selects AN15 differential input pair as AN15+ and AN1-

0 = AN15 is using Single-ended mode

bit 30 SIGN:15 AN15 Signed Data Mode bit

1 = AN15 is using Signed Data mode

0 = AN15 is using Unsigned Data mode

bit 29 **DIFF14:** AN14 Mode bit

1 = Selects AN14 differential input pair as AN14+ and AN1-

0 = AN14 is using Single-ended mode

bit 28 SIGN14: AN14 Signed Data Mode bit

1 = AN14 is using Signed Data mode

0 = AN14 is using Unsigned Data mode

bit 27 DIFF13: AN13 Mode bit

1 = Selects AN13 differential input pair as AN13+ and AN1-

0 = AN13 is using Single-ended mode

bit 26 SIGN13: AN13 Signed Data Mode bit

1 = AN13 is using Signed Data mode

0 = AN13 is using Unsigned Data mode

bit 25 **DIFF12:** AN12 Mode bit

1 = Selects AN12 differential input pair as AN12+ and AN1-

0 = AN12 is using Single-ended mode

bit 24 SIGN12: AN12 Signed Data Mode bit

1 = AN12 is using Signed Data mode

0 = AN12 is using Unsigned Data mode

bit 23 **DIFF11:** AN11 Mode bit

1 = Selects AN11 differential input pair as AN11+ and AN1-

0 = AN11 is using Single-ended mode

bit 22 SIGN11: AN11 Signed Data Mode bit

1 = AN11 is using Signed Data mode

0 = AN11 is using Unsigned Data mode

REGISTER 25-18: ADCTRG1: ADC TRIGGER SOURCE 1 REGISTER

- bit 20-16 **TRGSRC2<4:0>:** Trigger Source for Conversion of ADC2 Module Select bits See bits 28-24 for bit value definitions.
- bit 15-13 Unimplemented: Read as '0'
- bit 12-8 **TRGSRC1<4:0>:** Trigger Source for Conversion of ADC1 Module Select bits See bits 28-24 for bit value definitions.
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **TRGSRC0<4:0>:** Trigger Source for Conversion of ADC0 Module Select bits See bits 28-24 for bit value definitions.

REGISTER 25-23: ADCTRG6: ADC TRIGGER SOURCE 6 REGISTER

- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TRGSRC22<4:0>:** Trigger Source for Conversion of Analog Input AN22 Select bits See bits 28-24 for bit value definitions.
- bit 15-13 Unimplemented: Read as '0'
- bit 12-8 **TRGSRC21<4:0>:** Trigger Source for Conversion of Analog Input AN21 Select bits See bits 28-24 for bit value definitions.
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **TRGSRC20<4:0>:** Trigger Source for Conversion of Analog Input AN20 Select bits See bits 28-24 for bit value definitions.

Note: This register is not available on 64-pin devices.

REGISTER 25-26: ADCCMPCONx: ADC DIGITAL COMPARATOR 'x' CONTROL REGISTER ('x' = 2 THROUGH 4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC
15.0	_	_	_			AINID<4:0>		
7:0	R/W-0	R/W-0	R-0, HS, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO

Legend:HS = Hardware SetHC = Hardware ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-8 AINID<4:0>: Digital Comparator 'x' Analog Input Identification (ID) bits

When a digital comparator event occurs (DCMPED = 1), these bits identify the analog input being monitored by the Digital Comparator.

Note: Only analog inputs <27:0> can be processed by the Digital Comparator module 'x' ('x' = 2-4).

•

00001 = AN1 00000 = AN0

- bit 7 **ENDCMP:** Digital Comparator 'x' Enable bit
 - 1 = Digital Comparator 'x' is enabled
 - 0 = Digital Comparator 'x' is not enabled, and the DCMPED status bit (ADCCMPxCON<5>) is cleared
- bit 6 **DCMPGIEN:** Digital Comparator 'x' Global Interrupt Enable bit
 - 1 = A Digital Comparator 'x' interrupt is generated when the DCMPED status bit (ADCCMPxCON<5>) is set
 - 0 = A Digital Comparator 'x' interrupt is disabled

Note 1: This setting is not available on 64-pin devices.

REGISTER 25-33: ADCxTIME: DEDICATED HIGH-SPEED ADCx TIMING REGISTER (CONTINUED) ('x' = 0 THROUGH 5)

bit 9-0 **SAMC<9:0>:** ADCx Sample Time bits

Where TADx = period of the ADC conversion clock for the dedicated ADC controlled by the ADCDIV<6:0> bits

Note:

The SAMC sample time is always enforced regardless even if the conversion trigger occurs before SAMC expiration. The conversion trigger event is persistent and will be acknowledged and start the conversion if true, immediately after the SAMC period. ADC0-ADC5 will remain indefinitely in the sample state even after the expiration of SAMC until the trigger event, which will end sampling and start conversion, except when either of the following are true:

- The ADC filter is enabled and the DFMODE bit in the ADCFLTRx register = 0
- The TRGSRC3 bit in the ADCTRG1 register = Global level software trigger

TABLE 26-1: CAN1 THROUGH CAN4 REGISTER SUMMARY (CONTINUED)


	ess										Bits	5								
100 100	Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
150 150		COELTCONO	31:16	FLTEN3	MSEL	3<1:0>			FSEL3<4:0	>		FLTEN2	MSEL	2<1:0>		F	SEL2<4:0>			0000
100 100	1000	CZFLTCONU	15:0	FLTEN1	MSEL	1<1:0>			FSEL1<4:0	>		FLTEN0	MSEL	0<1:0>		F	SEL0<4:0>			0000
15	1000	C2ELTCON1	31:16	FLTEN7	MSEL	7<1:0>			FSEL7<4:0	>		FLTEN6	MSEL	6<1:0>		F	SEL6<4:0>			0000
150	1000	CZFLICONI	15:0	FLTEN5	MSEL	5<1:0>			FSEL5<4:0	>		FLTEN4	MSEL	4<1:0>		F	SEL4<4:0>			0000
15 15 15 15 15 15 15 15	10E0	CSELTCONS	31:16	FLTEN11	MSEL*	11<1:0>			FSEL11<4:0	>		FLTEN10	MSEL1	0<1:0>		F	SEL10<4:0	>		0000
140	1000	CZFLTCONZ	15:0	FLTEN9	MSEL	9<1:0>			FSEL9<4:0	>		FLTEN8	MSEL	8<1:0>		F	SEL8<4:0>			0000
140 140	10F0	C2FLTCON3	31:16																	0000
1140	101 0	021 21 00110	15:0	FLTEN13	MSEL ²	13<1:0>			FSEL13<4:0	 >		FLTEN12	MSEL1	2<1:0>		F	SEL12<4:0	>		0000
1340 1340	1140	0210111	31:16						SID<10:0>							EXID	_	EID<1	7:16>	xxxx
1340	1140	(n = 0-15)	15:0								EID<15	5:0>								xxxx
1360 150	1340	C2FIFORA	31:16								C2FIFOR4	.<31·∩>								0000
150	1040	OZI II OBA	15:0								OZI II OD/	(1.0								0000
180	1350		31:16	_	_	_	_	_	_	_	_	_	_	_			FSIZE<4:0>			0000
1300 1310 1500 1	1000	(n = 0-15)	15:0	_	- FRESET UINC DONLY TXEN TXABAT TXLARB TXERR TXREQ RTREN TXPRI<1:					<1:0>	0000									
15:0	1260	C2FIFOINTn	31:16	_	_	_	_	_	TXNFULLIE	TXHALFIE	TXEMPTYIE	_	_	_	_	RXOVFLIE	RXFULLIE	RXHALFIE		0000
1370	1300	(n = 0-15)	15:0	1	_	_	_	_	TXNFULLIF	TXHALFIF	TXEMPTYIF	-	_	_	_	RXOVFLIF	RXFULLIF	RXHALFIF		0000
1380	1370										C1FIFOUA	\<31:0>								
Hand (a = 0-15) 15.0	4200	C2FIFOCIn	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
4000 C3CON	1380	(n = 0-15)	15:0	_	_	_	_	_	_	_	_		_	_		C2	FIFOCI<4:0)>		0000
15:0 ON - SIDLE - CANBUSY - - - - - - - - -	4000	0000N	31:16	_	_	_	_	ABAT	ı	REQOP<2:0	>	(DPMOD<2:0	>	CANCAP	_	_	_	_	0480
4010 C3CFG	4000	C3CON	15:0	ON	_	SIDLE	_	CANBUSY	_	_	_	_	_	_			NCNT<4:0>	•		0000
15:0 SEGZPHTS SAM SEGTPH<2:0> PRSEG<2:0> SJW<1:0> BRP<5:0> 0000	4040	COCEC	31:16	_	_	_	_	_	_	_	_		WAKFIL	_	_	_	S	EG2PH<2:0	>	0000
4020 C3INT	4010	CSCFG	15:0	SEG2PHTS	SAM	S	EG1PH<2:0	>	I	PRSEG<2:0	>	SJW	<1:0>			BRP<	5:0>			0000
15:0 IVRIF WAKIF CERRIF SERRIF RBOVIF	4020	COINT	31:16	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE	_	_	_	_	_	_	_	MODIE	CTMRIE	RBIE	TBIE	0000
4030 C3VEC 15:0 — — — FILHIT<4:0> — TXBO TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RERCNT<7:0> — 0040 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RERCNT<7:0> — 0000 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RERCNT<7:0> — 0000 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RERCNT<7:0> — 0000 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RERCNT<7:0> — 0000 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RERCNT<7:0> — 0000 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP RERCNT<7:0> — 0000 TXBP RXBP TXWARN RXWARN EWARN 0000 TXBP TXBP TXBP TXBP TXBP TXBP TXBP TXBP	4020	CSINT	15:0	IVRIF	WAKIF	CERRIF	SERRIF	RBOVIF	_	_	_	_	_	_	_	MODIF	CTMRIF	RBIF	TBIF	0000
15:0	4020	CSVEC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
4040 C3TREC 15:0 TERRCNT<7:0> RERRCNT<7:0> 0000 4050 C3FSTAT 15:0 FIFOIP15 FIFOIP14 FIFOIP13 FIFOIP12 FIFOIP11 FIFOIP10 FIFOIP9 FIFOIP8 FIFOIP7 FIFOIP6 FIFOIP5 FIFOIP4 FIFOIP3 FIFOIP2 FIFOIP1 FIFOIP0 0000 4060 C3RXOVE 31:16 — — — — — — — — — — — — — — — — — — —	4030	CSVEC	15:0	0 — — FILHIT<4:0> — ICODE<6:0>								0040								
15:0 TERRCNT<7:0> RERRCNT<7:0> 0000	4040	CSTREC	31:16		_	_		_		_		_	_	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000
4050 C3FSTAT 15:0 FIFOIP15 FIFOIP14 FIFOIP13 FIFOIP12 FIFOIP11 FIFOIP10 FIFOIP9 FIFOIP8 FIFOIP7 FIFOIP6 FIFOIP5 FIFOIP4 FIFOIP3 FIFOIP2 FIFOIP1 FIFOIP0 0000 4060 C3RXOVE 31:16 — — — — — — — — — — — — — — — — — — —	4040	OSTREC	15:0				TERRO	NT<7:0>							RERRCI	NT<7:0>				0000
15:0 FIFOIP15 FIFOIP14 FIFOIP13 FIFOIP12 FIFOIP11 FIFOIP10 FIFOIP9 FIFOIP8 FIFOIP7 FIFOIP6 FIFOIP5 FIFOIP4 FIFOIP3 FIFOIP2 FIFOIP1 FIFOIP0 0000	4050	C3ESTAT	31:16	_	_	_		_		_		_	_		_	_	_	_		0000
4060 L C3RXOVE	+050	001 0 171	15:0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0	0000
15:0 RXOVF15 RXOVF14 RXOVF13 RXOVF11 RXOVF11 RXOVF10 RXOVF9 RXOVF8 RXOVF7 RXOVF6 RXOVF5 RXOVF4 RXOVF4 RXOVF2 RXOVF1 RXOVF0 0000	4060	C3RXOVE	31:16		_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
	4000	CORACVE	15:0	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.


All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section13.2 "CLR, SET, and INV Registers" for more

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




TOP VIEW



Microchip Technology Drawing C04-085C Sheet 1 of 2

100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		100		
Lead Pitch	е		0.40 BSC		
Overall Height	A	-	_	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0°	3.5°	7°	
Overall Width	E		14.00 BSC		
Overall Length	D		14.00 BSC		
Molded Package Width	E1	12.00 BSC			
Molded Package Length	D1		12.00 BSC		
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.13	0.18	0.23	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

INDEX

A	Power-Down Current (IPD)62
AC Characteristics	Program Memory62
ADC Module Specifications	Temperature and Voltage Specifications 62
Analog-to-Digital Conversion Requirements	Development Support61
Assembler	Direct Memory Access (DMA) Controller 18
MPASM Assembler616	E
	_
В	EJTAG Timing Requirements 67
Block Diagrams	Electrical Characteristics
CPU48	AC63
CTMU Configurations	Errata
Time Measurement495	External Clock
DMA187	Timer1 Timing Requirements
Input Capture297	Timer2, 3, 4, 5 Timing Requirements
Interrupt Controller	Timing Requirements 63
JTAG Programming, Debugging and Trace Ports 611	F
Op amp/Comparator Module 478, 479, 480, 481, 482	-
Output Compare Module303	Flash Program Memory 91, 10
PIC32 CAN Module441	RTSP Operation9
PMP Pinout and Connections to External Devices 340	i
Prefetch Module	
Prefetch Module Block Diagram	I/O Ports
Quadrature Encoder Interface	Parallel I/O (PIO)24
Reset System	Write/Read Timing24
RTCC	Input Change Notification24
SPI Module	Instruction Set61
Timer1	Inter-Integrated Circuit (I2C)
Timer2/3/4/5 (16-Bit)	Internal FRC Accuracy63
Typical Multiplexed Port Structure	Internal LPRC Accuracy 63
	Internet Address 69
UART	Interrupt Controller
WDT and Power-up Timer	IRG, Vector and Bit Location 12
Brown-out Reset (BOR)	М
and On-Chip Voltage Regulator611	IVI
C	Memory Maps
C Compilers	Devices with 1024 KB Program Memory and 512 K
MPLAB XC32616	RAM 6
Charge Time Measurement Unit. See CTMU.	Devices with 512 KB Program Memory 6
Comparator	Memory Organization 6
Specifications	Layout6
•	Microchip Internet Web Site69
Configuration Bit 501	Motor Control PWM52
Configuration Bit	MPLAB ASM30 Assembler, Linker, Librarian 61
Configuring Analog Port Pins	MPLAB ICD 3 In-Circuit Debugger 61
Controller Area Network (CAN)	MPLAB PM3 Device Programmer 61
CPU	MPLAB REAL ICE In-Circuit Emulator System 61
Architecture Overview	MPLAB X Integrated Development Environment Software
Coprocessor 0 Registers50	615
Core Exception Types	MPLINK Object Linker/MPLIB Object Librarian 61
EJTAG Debug Support53	_
Power Management	0
CPU Module	Op Amp
CTMU	Specifications 64
Registers497	Oscillator Configuration
Customer Change Notification Service697	OTG Electrical Specifications 67
Customer Notification Service697	Output Compare
Customer Support697	
D	Р
	Packaging 67
Data EEPROM 103	Details 67
DC Characteristics	Marking 67
I/O Pin Input Specifications	Parallel Master Port (PMP)33
I/O Pin Output Specifications	Parallel Master Port Read Requirements
Idle Current (IIDLE)623	Parallel Master Port Write Requirements