

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, IrDA, LINbus, PMP, QEI, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, Motor Control PWM, WDT
Number of I/O	49
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256К х 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 27x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mk1024mcf064t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





	Pin N	umber			
Pin Name	100-pin TQFP	64-pin QFN/ TQFP	Pin Type	Buffer Type	Description
CLKI	63	39	I	ST	External clock source input. Always associated with OSC1 pin function.
CLKO	64	40	0	CMOS	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	63	39	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	64	40	0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	73	47	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	74	48	0	CMOS	32.768 low-power oscillator crystal output.
REFCLKI	PPS	PPS	I	_	One of several alternate REFCLKOx user-selectable input clock sources.
REFCLKO1	PPS	PPS	0	_	Reference Clock Generator Outputs 1-4
REFCLKO2	PPS	PPS	0	_	
REFCLKO3	PPS	PPS	0	_	
REFCLKO4	PPS	PPS	0	—	

TABLE 1-2: OSCILLATOR PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

Analog = Analog input O = Output PPS = Peripheral Pin Select

P = Power I = Input

TABLE 1-3: IC1 THROUGH IC16 PINOUT I/O DESCRIPTIONS

	Pin Number											
Pin Name	100-pin TQFP	64-pin QFN/ TQFP	Pin Type	Buffer Type	Description							
					Input Capture							
IC1	PPS	PPS	I	ST	Input Capture Inputs 1-6							
IC2	PPS	PPS	I	ST	1							
IC3	PPS	PPS	I	ST	1							
IC4	PPS	PPS	I	ST	1							
IC5	PPS	PPS	I	ST]							
IC6	PPS	PPS	I	ST								
IC7	PPS	PPS	I	ST								
IC8	PPS	PPS	I	ST								
IC9	PPS	PPS	I	ST								
IC10	PPS	PPS	I	ST								
IC11	PPS	PPS	I	ST								
IC12	PPS	PPS	I	ST								
IC13	PPS	PPS	I	ST								
IC14	PPS	PPS	I	ST								
IC15	PPS	PPS	I	ST	1							
IC16	PPS	PPS	I	ST	1							
Legend:	CMOS = CM ST = Schmi	MOS-comp itt Trigger ir	atible inpution	ut or output CMOS leve	Analog = Analog input ls O = Output	P = Power I = Input						

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

REGISTER 7-1: RCON: RESET CONTROL REGISTER

bit 5	DMTO: Deadman Timer Time-out Flag bit 1 = A DMT time-out has occurred 0 = A DMT time-out has not occurred
bit 4	WDTO: Watchdog Timer Time-out Flag bit 1 = WDT Time-out has occurred 0 = WDT Time-out has not occurred
bit 3	SLEEP: Wake From Sleep Flag bit 1 = Device was in Sleep mode 0 = Device was not in Sleep mode
bit 2	IDLE: Wake From Idle Flag bit 1 = Device was in Idle mode 0 = Device was not in Idle mode
bit 1	BOR: Brown-out Reset Flag bit ⁽¹⁾ 1 = Brown-out Reset has occurred 0 = Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit ⁽¹⁾ 1 = Power-on Reset has occurred

- 0 = Power-on Reset has not occurred
- **Note 1:** User software must clear this bit to view the next detection.

TABLE 8-3: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

Later at 2 (1)	XC22 Vester Name		IRQ Vector #		Interru	upt Bit Location		Persistent
Interrupt Source ⁽¹⁾	XC32 Vector Name	#	Vector #	Flag	Enable	Priority	ty Sub-priority Inter	
Reserved	—	233	—	—	_	—	—	—
Reserved	—	234	—	—	_	—	—	—
Reserved	_	235	—	—		—	—	—
Reserved	—	236	—	—	_	—	—	—
Reserved	—	237	—	—	—	—	—	—
PWM7 Interrupt (Period, Fault, Trigger, Current-Limit)	_PWM7_VECTOR	238	OFF238<17:1>	IFS7<14>	IEC7<14>	IPC59<20:18>	IPC59<17:16>	Yes
PWM8 Interrupt (Period, Fault, Trigger, Current-Limit)	_PWM8_VECTOR	239	OFF239<17:1>	IFS7<15>	IEC7<15>	IPC59<28:26>	IPC59<25:24>	Yes
PWM9 Interrupt (Period, Fault, Trigger, Current-Limit)	_PWM9_VECTOR	240	OFF240<17:1>	IFS7<16>	IEC7<16>	IPC60<4:2>	IPC60<1:0>	Yes
PWM10 Interrupt (Period, Fault, Trigger, Current-Limit)	_PWM10_VECTOR	241	OFF241<17:1>	IFS7<17>	IEC7<17>	IPC60<12:10>	IPC60<9:8>	Yes
PWM11 Interrupt (Period, Fault, Trigger, Current-Limit)	_PWM11_VECTOR	242	OFF242<17:1>	IFS7<18>	IEC7<18>	IPC60<20:18>	IPC60<17:16>	Yes
PWM12 Interrupt (Period, Fault, Trigger, Current-Limit)	_PWM12_VECTOR	243	OFF243<17:1>	IFS7<19>	IEC7<19>	IPC60<28:26>	IPC60<25:24>	Yes
USB2 Combined Interrupt ⁽²⁾	_USB_2_VECTOR	244	OFF244<17:1>	IFS7<20>	IEC7<20>	IPC61<4:2>	IPC61<1:0>	Yes
ADC Digital Comparator 3	_ADC_DC3_VECTOR	245	OFF245<17:1>	IFS7<21>	IEC7<21>	IPC61<12:10>	IPC61<9:8>	Yes
ADC Digital Comparator 4	_ADC_DC4_VECTOR	246	OFF246<17:1>	IFS7<22>	IEC7<22>	IPC61<20:18>	IPC61<17:16>	Yes
Reserved	—	247	—	—	_	—	—	—
Reserved	—	248	—	—	—	—	—	—
Reserved	—	249	—	—	_	—	—	—
Reserved	—	250	—	—	—	—	—	—
Reserved	—	251	—	—	—	—	—	—
Reserved	—	252	—	—	—	—	—	—
Reserved	—	253	—	_	_	—	—	—
Core Performance Counter Interrupt	_CORE_PERF_COUNT_VECTOR	254	OFF254<17:1>	IFS7<30>	IEC7<30>	IPC63<20:18>	IPC63<17:16>	—
Fast Debug Channel Interrupt	_CORE_FAST_DEBUG_CHAN_VECTOR	255	OFF255<17:1>	IFS7<31>	IEC7<31>	IPC63<28:26>	IPC63<25:24>	—
	Lowest	Natura	I Order Priority					

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MK General Purpose (GP) Family Features" for the list of available peripherals.

2: This interrupt source is not available on 64-pin devices.

3: This interrupt source is not available on 100-pin devices.

FIGURE 13-2: REMAPPABLE INPUT EXAMPLE FOR U1RX



TABLE 13-4: PORTA REGISTER MAP FOR 64-PIN DEVICES ONLY

Provide Description Starts S	ess)		æ								Bi	S								
0000 ANSELA 31:16	Virtual Addr (BF86_#	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400 PASEL 50 ANSA12 ANSA11 ANSA8 ANSA4 ANSA4 ANSA4 ANSA4 ANSA4 ANSA4 ANSA4 ANSA4 ANSA4 0010 TRISA 150 - - TRISA1 TRISA T - T </td <td>0000</td> <td></td> <td>31:16</td> <td></td> <td>—</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td>_</td> <td>—</td> <td>_</td> <td></td> <td>_</td> <td>—</td> <td>_</td> <td>—</td> <td></td> <td>—</td> <td>0000</td>	0000		31:16		—	_	—	—	—	_	—	_		_	—	_	—		—	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0000	ANSELA	15:0	—	—		ANSA12	ANSA11	_		ANSA8	_	-		ANSA4		—	ANSA1	ANSA0	0623
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0010	TRISA	31:16	_	—	_	_	—	—	_	—	_		_	—	_	—	—	—	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0010	INISA	15:0	_	_	_	TRISA12	TRISA11	TRISA10	_	TRISA8	TRISA7	_	_	TRISA4	_	_	TRISA1	TRISA0	06FF
0xxxx 15.0 - - RA12 RA11 RA10 - RA8 RA7 - - RA4 - - RA1 RA0 003 LATA 15.0 -	0020	PORTA	31:16	_		_			—	_		—	_	_	—	_	_		_	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0020	1 OKIA	15:0	—	—	—	RA12	RA11	RA10	—	RA8	RA7	—	—	RA4	—	—	RA1	RA0	xxxx
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0030	ΙΑΤΑ	31:16	—	_	_		—	—	_	—	_	_	_	—	_	—		—	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0000	2,077	15:0	_	—	_	LATA12	LATA11	LATA10	_	LATA8	LATA7		_	LATA4	_	—	LATA1	LATA0	xxxx
Normal 15.0 - - ODCA12 ODCA11 ODCA10 - ODCA8 ODCA7 - - ODCA4 - - ODCA0 0050 CNPUA 31:16 - <	0040	ODCA	31:16	—	—	_		—	—	_	—	_	_	_	—	—	—		—	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		020/1	15:0	—	—	_	ODCA12	ODCA11	ODCA10	_	ODCA8	ODCA7	_	_	ODCA4	—	—	ODCA1	ODCA0	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0050	CNPUA	31:16	_					—			—			—		_		_	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			15:0	—	—	_	CNPUA12	CNPUA11	CNPUA10	_	CNPUA8	CNPUA7	—	_	CNPUA4	—	—	CNPUA1	CNPUA0	0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0060	CNPDA	31:16		—	—	_		—	—	—		_	—	—	—	—	—	—	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			15:0		—	—	CNPDA12	CNPDA11	CNPDA10	—	CNPDA8	CNPDA7	_	—	CNPDA4	—	—	CNPDA1	CNPDA0	0000
0070 CNCOMA 15:0 ON - SIDL - EDGE DETECT -	0070		31:16		—	—		—	—	_	—	_	_	_	—	_		—		0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0070	CINCOINA	15:0	ON	_	SIDL	—	EDGE DETECT	—	_	—	—	_	_	—	_	—	—	—	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0080		31:16	_	—			—	—		—		_		—	—	_		—	0000
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0000	ONLINA	15:0	_			CNIEA12	CNIEA11	CNIEA10		CNIEA8	CNIEA7	_		CNIEA4	_		CNIEA1	CNIEA0	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			31:16	—	—	—		—	—	—	—	—	—	—	—	—	—		—	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0090	CNSTATA	15:0	—	—	-	CN STATA12	CN STATA11	CN STATA10	-	CN STATA8	CN STATA7	_	-	CN STATA4	-	—	CN STATA1	CN STATA0	0000
OCAD CINNEA 15:0 - - CNNEA12 CNNEA11 CNNEA10 - CNNEA8 CNNEA7 - - CNNEA4 - - CNNEA1 CNNEA0 00B0 CNFA 31:16 -<	00 4 0		31:16	—	—		_	—	_		—	_			—			_	_	0000
00B0 CNFA 31:16 - <th< td=""><td>UUAU</td><td>CININEA</td><td>15:0</td><td>_</td><td>_</td><td> </td><td>CNNEA12</td><td>CNNEA11</td><td>CNNEA10</td><td> </td><td>CNNEA8</td><td>CNNEA7</td><td></td><td> </td><td>CNNEA4</td><td> </td><td>_</td><td>CNNEA1</td><td>CNNEA0</td><td>0000</td></th<>	UUAU	CININEA	15:0	_	_		CNNEA12	CNNEA11	CNNEA10		CNNEA8	CNNEA7			CNNEA4		_	CNNEA1	CNNEA0	0000
OUBD CNPA 15:0 - - CNFA12 CNFA11 CNFA10 - CNFA8 CNFA7 - - CNFA4 - - CNFA1 CNFA0 00C0 8RCON0A 31:16 -	0080		31:16	—	_		—	_	_		_	_			—		_	_	_	0000
00C0 SRCON0A 31:16	0080	CNFA	15:0	—	_		CNFA12	CNFA11	CNFA10		CNFA8	CNFA7			CNFA4		_	CNFA1	CNFA0	0000
00C0 SRCONUA 15:0 SR0A10 - SR0A8 SR0A7		000016	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	00C0	SRCON0A	15:0		_	_	_	_	SR0A10	_	SR0A8	SR0A7	_	_	_	_	_	_	_	0000
31:16			31:16	_	_	_	_	_	—	_	_	_	_	_	_	_	_	_	_	0000
00D0 SRCON1A 15:0 SR1A10 _ SR1A8 SR1A7	00D0	SRCON1A	15:0	_	_	_	_	_	SR1A10	_	SR1A8	SR1A7	_	_	_	_	_	_	_	0000

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

TABLE 13-6: PORTC REGISTER MAP FOR 64-PIN AND 100-PIN DEVICES

ess										Bits									
Virtual Addr (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	ANSELC	31:16	—		—		_	—	—	—	—			—	_	—			0000
0200	/	15:0	—		_	ANSC12	ANSC11	ANSC10				—	_			ANSC2	ANSC1	ANSC0	1007
0210	TRISC	31:16	_		—	—	—	—	_				_		—	—	—	_	0000
		15:0	TRISC15	TRISC14	TRISC13	TRISC12	TRISC11	TRISC10	TRIS92	TRISC8	TRISC7	TRISC6				TRISC2	TRISC1	TRISC0	FFC7
0220	PORTC	31:16	— DC15	— DC14	— DC12	— DC12	— DC11	— DC10	— DC0	— DC0	— DC7	— DC6				— DC2	— DC1	— DC0	0000
		15.0	RCID	RC14	RCIS	RUIZ	RUII	RCIU	RC9	RUO	RC7	RCO				RCZ	RCI	RCU	XXXX
0230	LATC	15.0	LATC15	LATC14	LATC13	LATC12	LATC11	LATC10	LATC9	LATC8	LATC7	LATC6				LATC2	LATC1	LATC0	vvvv
		31:16					_	_			_	_	_	_	_		_		0000
0240	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	ODCC11	ODCC10	ODCC9	ODCC8	ODCC7	ODCC6	_	_	_	ODCC2	ODCC1	ODCC0	0000
	011010	31:16	_		_	_	_	_	_	_	_		_	_	_	_	_	_	0000
0250	CNPUC	15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12	CNPUC11	CNPUC10	CNPUC9	CNPUC8	CNPUC7	CNPUC6	_	_	_	CNPUC2	CNPUC1	CNPUC0	0000
0.000		31:16	—	_	—	—	-	—	—	_	_	—	_	_	_	—	_	_	0000
0200	CINFDC	15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	CNPDC11	CNPDC10	CNPDC9	CNPDC8	CNPDC7	CNPDC6	_	_		CNPDC2	CNPDC1	CNPDC0	0000
		31:16		_			_	_		—	_	—	_	—		—	—	_	0000
0270	CNCONC	15:0	ON	-	SIDL	_	EDGE DETECT	_	_	_	_	—	_	_	-	—	—	_	0000
0280	CNENC	31:16		_			_	_		—	_	—	_	—		—	—	_	0000
0200	ONENO	15:0	CNIEC15	CNIEC14	CNIEC13	CNIEC12	CNIEC11	CNIEC10	CNIEC9	CNIEC8	CNIEC7	CNIEC7	_		_	CNIEC2	CNIEC1	CNIEC0	0000
0000	ONOTATO	31:16		—	—	—	—	—	—	—	—	—	—	—		—	—	—	0000
0290	CNSTATC	15:0	CN STATC15	CN STATC14	CN STATC13	CN STATC12	CN STATC11	CN STATC10	CN STATC9	CN STATC8	CN STATC7	CN STATC6	_	—	—	CN STATC2	CN STATC1	CN STATC0	0000
0240	CNNEC	31:16	—	—		_	—		—	—	—	—	—	—	_	—	—	—	0000
02/10	ONNEO	15:0	CNNEC15	CNNEC14	CNNEC13	CNNEC12	CNNEC11	CNNEC10	CNNEC9	CNNEC8	CNNEC7	CNNEC6	_	_	_	CNNEC2	CNNEC1	CNNEC0	0000
02B0	CNFC	31:16	—	—	—	—	—	—	—	—	—	—	_				—	—	0000
		15:0	CNFC15	CNFC14	CNFC13	CNFC12	CNFC11	CNFC10	CNFC9	CNFC8	CNFC7	CNFC6	_		—	CNFC2	CNFC1	CNFC0	0000
02C0	SRCON0C	31:16	—	—			_	—	—	—	—	—	_	—			—	—	0000
		15:0	SR0C15	—	—	—	SR0C11	—	SR0C9	SR0C8	SR0C7	SR0C6	—	—	—	-	—	—	0000
02D0	SRCON1C	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	-	—	—	0000
5220		15:0	SR1C15	_	_	—	SR1C11	—	SR1C9	SR1C8	SR1C7	SR1C6	—	_	—	—	—	—	0000

© 2016-2018 Microchip Technology Inc.

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See **13.2** "CLR, SET, and INV Registers" for more information. Note 1:

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	_	—	—	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	ON	—	SIDL	—	—	—	FEDGE	C32
7.0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
7:0	ICTMR ⁽¹⁾	ICI<	1:0>	ICOV	ICBNE	ICM<2:0>		

REGISTER 18-1: ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER ('x' = 1-16)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Bit Value at POR: ('0', '1', x = unkno	wn)	P = Programmable bit	r = Reserved bit

bit 31-16	Unimplemented: Read as '0'
bit 15	ON: Input Capture Module Enable bit
	1 = Module enabled
	0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Control bit
	1 = Halt in CPU Idle mode
	0 = Continue to operate in CPU Idle mode
bit 12-10	Unimplemented: Read as '0'
bit 9	FEDGE: First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)
	1 = Capture rising edge first
	0 = Capture falling edge first
bit 8	C32: 32-bit Capture Select bit
	1 = 32-bit timer resource capture
	0 = 16-bit timer resource capture
bit 7	ICTMR : Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is $(1')^{(1)}$
	0 = Timery is the counter source for capture
hit C E	
	ILI = Interrupt control bits
	10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event
	00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	1 = Input capture overflow occurred
	0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
	1 = Input capture buffer is not empty; at least one more capture value can be read
	0 = Input capture buffer is empty

Note 1: Refer to Table 18-1 for Timerx and Timery selections.

19.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS60001111), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events.

For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are some of the key features of the Output Compare:

- Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- · Single and Dual Compare modes
- · Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16-bit or 32-bit time bases
- Can operate from either of two available 16-bit time bases or a single 32-bit time base
- · ADC event trigger for OC1 through OC4



FIGURE 19-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM

22.3 Module Operation

22.3.1 INITIALIZATION

Clearing the ON bit (i.e, = 0), which disables the UART module, will do the following:

- Aborts all pending transmissions and receptions and resets the module, as follows:
 - Reset the RX/TX buffers/FIFO to empty states (any data characters in the buffers are lost)
 - Resets the baud rate counter (UxBRG is not affected, only the counter)
 - Resets all error and status flags: URXDA, OERR, FERR, PERR, UTXBRK, UTXBF are cleared and RIDLE, TRMT are set
- Stop clocks to the entire module with the exception of the SFRs, saving power
- Surrenders control of the module I/O pins
- Note: Once the ON bit is set, it should not be cleared until the CLKRDY bit is read to be a logic '1'. This allows proper synchronization of the status and output signals. Otherwise, glitches in the status signals or BRG clock can occur.

Setting the ON bit (i.e., = 1), which enables the UART module, will do the following:

- The UART module controls the I/O pins as defined by the UEN bits, overriding the port TRIS and LATCH register bit settings
- UxTX is forced as an output driving the idle state defined by the UTXINV bit, when no transmissions are taking place
- · UxRX is configured as an input
- If CTS and RTS are enabled, CTS is forced as an input and the RTS/BCLK pin functions as RTS output
- If BCLK is enabled, the RTS/BCLK output drives the 16x baud clock output

Note:	The ON bit should not be set (i.e., = 1)
	unless the CLKRDY bit is read to be a
	logic '0'.

22.4 Serial Protocols Usage

22.4.1 DATA TERMINAL EQUIPMENT (DTE) WITH FLOW CONTROL

When connecting to the DTE (typically a PC) and flow control is desired, set the UEN bit = 10 to enable CTS and RTS, and set the RTSMD bit = 0.

22.4.2 IEEE-485

To use the UART module in the IEEE-485 protocol, use the address detection feature to detect message frames. Normally, set the UEN bit = '01' to drive the RTS pin and control the bus driver, and set the RTSMD bit = 1.

22.4.3 LIN BUS

To transmit on a LIN bus, the transmitter must send a frame in 8,N,1 format consisting of a break, a synchronization character (0x55), and the message body. The module has extensive support for the LIN protocol including bus wake-up for a slave node as well as autobaud detection and BREAK character transmit for master nodes. When in LIN mode, the software should program the BRGH bit = 0, which insures a 16x baud clock is used with majority detect.

26.0 CONTROLLER AREA NETWORK (CAN)

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 34. "Controller Area Network (CAN)" (DS60001154), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Controller Area Network (CAN) module supports the following key features:

- Standards Compliance:
- Full CAN 2.0B compliance
- Programmable bit rate up to 1 Mbps
- Message Reception and Transmission:
 - 16 message FIFOs
 - Each FIFO can have up to 32 messages for a total of 512 messages

- FIFO can be a transmit message FIFO or a receive message FIFO
- User-defined priority levels for message FIFOs used for transmission
- 16 acceptance filters for message filtering
- Three acceptance filter mask registers for message filtering
- Automatic response to remote transmit request
- DeviceNet[™] addressing support
- Additional Features:
 - Loopback, Listen All Messages, and Listen Only modes for self-test, system diagnostics and bus monitoring
 - Low-power operating modes
 - CAN module is a bus master on the PIC32MK system bus
 - Use of DMA is not required
 - Dedicated time-stamp timer
 - Dedicated DMA channels
 - Data-only Message Reception mode

Figure 26-1 illustrates the general structure of the CAN module.

FIGURE 26-1: PIC32MK CAN MODULE BLOCK DIAGRAM



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31:24				VELHLD)<31:24>								
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23.10		VELHLD<23:16>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8	VELHLD<15:8>												
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0				VELHL	D<7:0>								

REGISTER 30-6: VELxHLD: VELOCITY HOLD REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 VELHLD<31:0>: 32-bit Velocity Hold bits

When VELxCNT is read, the contents are captured at the same time into the VELxHLD register.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24		INTHLD<31:24>								
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	INTHLD<23:16>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	INTHLD<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				INTHL	D<7:0>					

REGISTER 30-7: INTxHLD: INTERVAL TIMER HOLD REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 INTHLD<31:0>: 32-bit Index Counter Hold bits

When the next count pulse is detected, the current contents of the interval timer (INTxTMR) are transferred to the Interval Hold register (INTxHLD) and the interval timer is cleared and the process repeats.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24		ICCH<31:24>									
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:10	ICCH<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	ICCH<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				ICCH	<7:0>						

REGISTER 30-10: QEIXICC: QEIX INITIALIZE/CAPTURE/COMPARE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 ICCH<31:0>: 32-bit Initialize/Capture/Compare High bits

REGISTER 30-11:	QEIXCMPL: CAPTURE LOW REGISTER
-----------------	--------------------------------

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24				CMPL<	<31:24>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:10	CMPL<23:16>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	CMPL<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				CMPL	<7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CMPL<31:0>: 32-bit Compare Low Value bits

REGISTER 31-19: TRIGx: PWM PRIMARY TRIGGER COMPARE VALUE REGISTER 'x' ('x' = 1 THROUGH 12)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
51.24	—	_	—		—	_	_	—	
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	_	—		—	_	_	—	
15.9	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.0	TRGCMP<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0		TRGCMP<7:0>							

Legend:

0						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

bit 15-0 TRGCMP<15:0>: Trigger Compare Value bits

These bits specify the value to match against the local time base register PTMRx to generate a trigger to the ADC module, and an interrupt if the TRGIEN bit (PWMCONx<21>) is set.

Note: To generate a trigger at the PWM period boundary, set the compare value = 0.

33.3 On-Chip Voltage Regulator

The core and digital logic for all PIC32MK GP/MC devices is designed to operate at a nominal 1.2V. To simplify system designs, devices in the PIC32MK GP/ MC family incorporate an on-chip regulator providing the required core logic voltage from VDD.

33.3.1 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

33.3.2 ON-CHIP REGULATOR AND BOR

PIC32MK GP/MC devices also have a simple brownout capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in **36.1 "DC Characteristics"**.

33.4 On-chip Temperature Sensor

PIC32MK GP/MC devices include a temperature sensor that provides accurate measurement of a device's junction temperature (see **36.2** "AC **Characteristics and Timing Parameters**" for more information).

The temperature sensor is connected to the ADC module and can be measured using the shared S&H circuit (see 25.0 "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" for more information).

33.5 Programming and Diagnostics

PIC32MK GP/MC devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming[™] (ICSP[™]) interfaces
- Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32MK devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 33-1:

BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS



FIGURE 36-3: I/O TIMING CHARACTERISTICS



TABLE 36-22: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 2.2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Symbol	Characteris	tics ⁽²⁾	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
DO31	TIOR	Port Output Rise Time I/O Pins: 4x Source Driver Pins - RA0, RA4, RA11, RA12, R	A14, RA15,		_	9.5	ns	CLOAD = 50 pF
	RB0-RB3, RB8, RB9 RC0, RC1, RC2, RC10, RC RD8, RD12-RD15 RE0, RE1, RE8, RE9 RF5-RF7, RF9, RF10, RF ⁻ RG0, RG1, RG6-RG15 Port Output Rise Time I/O Pins: 8x Source Driver Pins - Replace 8x Source Driver RA1, RA7, RA8, RA10 RB4-RB7, RB10-RB15 RC6-RC9, RC11, RC15 RD1-RD6 RE12-RE15 RF0, RF1		C12, RC13 12, RF13	_	_	6	ns	Cload = 20 pF
			pins with:	_	_	8	ns	CLOAD = 50 pF
				_		6	ns	Cload = 20 pF

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-085C Sheet 1 of 2

Section Name	Update Description
27.0 "Op Amp/Comparator	The Digital Filter Interconnect Block Diagram was updated (see Figure 27-7).
Module"	The PSIDL bit was renamed SIDL, and the C5EVT-C1EVT bits were removed in the register summary (see Table 27-2).
	The bit value '010' definition was updated to from Reserved to PWM Secondary Special Event in the CFSEL<2:0> bits of the Op amp/Comparator 'x' Control Register (see Register 27-2).
28.0 "Charge Time Measurement Unit (CTMU)"	The bit value definitions were updated in the IRNG<1:0> bits of the CTMU Control Register and Notes 5 and 6 were added (see Register 28-1).
32.0 "Power-Saving Features"	The All Resets value in the register summary for bits 15:0 of the PMD2 register was changed to '0000' (see Table 32-2).
36.0 "Electrical Characteristics"	The Maximum value of the Power-Down Current DC Characteristics parameter DC41 was updated (see Table 36-8).
	The Minimum value of the Internal LPRC Accuracy for parameter F21 was updated (see Table 36-18).
	The Temperature Sensor Specifications were removed (was Table 36-43).
	Parameter AD51 in the Analog-to-Digital Conversion Timing Requirements was updated (see Table 36-40).
	The CTMU Current Source Specification conditions were updated (see Table 36-43).
37.0 "AC and DC Characteristics Graphs"	The Typical CTMU Temperature Sensor Voltage graph was removed (was Figure 37-5).

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016-2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-2855-8