



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Active
MIPS32® microAptiv™
32-Bit Single-Core
120MHz
CANbus, IrDA, LINbus, PMP, QEI, SPI, UART/USART, USB OTG
Brown-out Detect/Reset, DMA, I ² S, POR, Motor Control PWM, WDT
49
1MB (1M x 8)
FLASH
4K x 8
256К х 8
2.2V ~ 3.6V
A/D 27x12b
Internal
-40°C ~ 85°C (TA)
Surface Mount
64-TQFP
64-TQFP (10x10)
https://www.e-xfl.com/product-detail/microchip-technology/pic32mk1024mcf064t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin N	umber				
Pin Name	100-pin TQFP	64-pin QFN/ TQFP	Pin Type	Buffer Type	Description	
					Comparator 1	
C1IN1+	26	17	I	Analog	Comparator 1 Positive Input	
C1IN1-	27	18	I	Analog	Comparator 1 Negative Input 1-4	
C1IN2-	35	24	I	Analog		
C1IN3-	26	17	I	Analog		
C1IN4-	25	16	I	Analog		
C10UT	PPS	PPS	0	_	Comparator 1 Output	
					Comparator 2	
C2IN1+	23	14	I	Analog	Comparator 2 Positive Input	
C2IN1-	24	15	I	Analog	Comparator 2 Negative Input 1-4	
C2IN2-	41	27	I	Analog		
C2IN3-	26	17	I	Analog		
C2IN4-	22	13	I	Analog		
C2OUT	PPS	PPS	0	—	Comparator 2 Output	
					Comparator 3	
C3IN1+	34	23	I	Analog	Comparator 3 Positive Input	
C3IN1-	33	22	I	Analog	Comparator 3 Negative Input 1-4	
C3IN2-	42	28	I	Analog		
C3IN3-	34	23	I	Analog		
C3IN4-	32	21	I	Analog		
C3OUT	PPS	PPS	0	_	Comparator 3 Output	
					Comparator 4	
C4IN1+	32	21	I	Analog	Comparator 4 Positive Input	
C4IN1-	33	22	I	Analog	Comparator 4 Negative Input 1-4	
C4IN2-	25	16	I	Analog		
C4IN3-	22	13	I	Analog		
C4IN4-	32	21	I	Analog		
C4OUT	PPS	PPS	0	—	Comparator 4 Output	
					Comparator 5	
C5IN1+	51	33	I	Analog	Comparator 5 Positive Input	
C5IN1-	76	49	I	Analog	Comparator 5 Negative Input 1-4	
C5IN2-	41	27	I	Analog		
C5IN3-	51	33	Ι	Analog		
C5IN4-	72	46	I	Analog		
C10UT	PPS	PPS	0	—	Comparator 5 Output	
Legend:	CMOS = CI	MOS-comp	atible inp	ut or output	t Analog = Analog input P = Power	
	ST = Schmi	itt Triaaer ir	nput with (CMOS leve	els O = Output I = Input	

TABLE 1-11: COMPARATOR 1 THROUGH COMPARATOR 5 PINOUT I/O DESCRIPTIONS

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	—	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-1
7:0							_	NF

REGISTER 3-5: CONFIG5: CONFIGURATION REGISTER 5; CP0 REGISTER 16, SELECT 5

Legend:	r = Reserved		
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

bit 0 NF: Nested Fault bit

1 = Nested Fault feature is implemented

REGISTER 3-6: CONFIG7: CONFIGURATION REGISTER 7; CP0 REGISTER 16, SELECT 7

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R-1	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	WII	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
					_	_	_	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 WII: Wait IE Ignore bit

Γ.

1 = Indicates that this processor will allow an interrupt to unblock a WAIT instruction

bit 30-0 Unimplemented: Read as '0'

TABLE 4-11: SYSTEM BUS TARGET 3 REGISTER MAP

ess		a		-			-	-			Bits		-	-	-	-			
Virtual Addr (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	MULTI	_	_	_		CODE	<3:0>		_		—	—	—	—	_	—	0000
8020	SBISELUGI	15:0				INI	FID<7:0>					REGIO	N<3:0>		—	C	MD<2:0>		0000
80.24		31:16		—		—	_	_	_		—		_	_	-	_	_	_	0000
0024	SBISELOGZ	15:0	_	_	_	—	—	—	—	—	—	-	—	—	—	—	GROU	P<1:0>	0000
80.28	SBT3ECON	31:16	—	—	_	_			—	ERRP	_	_		_	_	_		—	0000
0020	OBTOLOON	15:0	—	—	_	—	_	—	—	—	—	_	_	—	_	_	—	—	0000
8C30	SBT3ECLRS	31:16	_	_	—	—	—	—	—	_	—	—	—	—	—	—	—	—	0000
		15:0	—	—		_			_	—	_	_		_		_		CLEAR	0000
8C38	SBT3ECLRM	31:16		_	—	—	—	—	—	—	_	—	—	—	—	—	—	—	0000
		15:0	_	—	—	_	—	—		—	—	—	_	—	—	—	—	CLEAR	0000
8C40	SBT3REG0	31:16								BAS	SE<21:6>								XXXX
		15:0			BA	ASE<5:0>			PRI	_			SIZE<4:0	>		_			xxxx
8C50	SBT3RD0	31:16	_	_			_		_				_	_		-			xxxx
		15:0		_						_					GROUP3	GROUPZ	GROUPT	GROUPU	XXXX
8C58	SBT3WR0	31.10		_						_									XXXX
		15.0	_	—	—	_	_	_	_	— 			_	_	GROUFS	GROUFZ	GROUPT	GROUFU	XXXX
8C60	SBT3REG1	15.0			R4	SE<5:0>			PRI		32721.02		SI7E<4.0	>		_	_		~~~~
		31.16		_			_	_	_			_			_				~~~~
8C70	SBT3RD1	15.0		_		_	_	_		_	_			_	GROUP3	GROUP2	GROUP1	GROUP0) xxxx
		31:16			_			_						_	_	_	_	_	xxxx
8C78	SBT3WR1	15:0		_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0) xxxx
		31:16								BAS	SE<21:6>								xxxx
8C80	SBT3REG2	15:0			BA	ASE<5:0>			PRI				SIZE<4:0	>		_	_	_	xxxx
	0070000	31:16	_	_	_	—	—	—	_	_	_	_	—	_	—	_	_	_	xxxx
8C90	SB13RD2	15:0	—	—	—	—	—	—	—	—	_	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
0000		31:16	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	xxxx
90,98	3813WK2	15:0		_	_		_	_	_	_	_		_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

PIC32MK GP/MC Family

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

REGISTER 7-3: RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER

bit 16 WDTS: Watchdog Timer Time-out in Sleep Mode Flag bit
 1 = WDT time-out has occurred during Sleep mode and caused a wake-up from sleep
 0 = WDT time-out has not occurred during Sleep mode
 Setting this bit will cause a WDT NMI.

bit 15-0 NMICNT<15:0>: NMI Reset Counter Value bits These bits specify the reload value used by the NMI reset counter. 1111111-00000001 = Number of SYSCLK cycles before a device Reset occurs⁽¹⁾ 00000000 = No delay between NMI assertion and device Reset event

Note 1: When a Watchdog Timer NMI event (when not in Sleep mode) or a Deadman Timer NMI event is triggered the NMICNT will start decrementing. When NMICNT reaches zero, the device is Reset. This NMI reset counter is only applicable to these two specific NMI events.

Note: The system unlock sequence must be performed before the SWRST bit is written. Refer to the Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

REGISTER 10-1: CHECON: CACHE MODULE CONTROL REGISTER (CONTINUED)

- bit 17 DCHECOH: Data Auto-cache Coherency Control bit⁽²⁾
 - 1 = Automatically invalidate cache on a programming event
 - 0 = Do not automatically invalidate cache on a programming event
- bit 16 **ICHECOH:** Instruction Auto-cache Coherency Control bit⁽²⁾
 - 1 = Automatically invalidate cache on a programming event
 - 0 = Do not automatically invalidate cache on a programming event
- bit 15-13 Unimplemented: Read as '0'
- bit 12 CHEPERFEN: Cache Performance Counters Enable bit
 - 1 = Performance counters are enabled
 - 0 = Performance counters are disabled
- bit 11-9 Unimplemented: Read as '0'
- bit 8 **PFMAWSEN:** PFM Address Wait State Enable bit
 - 1 = Add one more Wait State to flash address setup (suggested for higher system clock frequencies)
 - a Add no Wait States to the flash address setup (suggested for lower system clock frequencies to achieve higher performance)

When this bit is set to '1', total Flash wait states are PFMWS plus PFMAWSEN.

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 **PREFEN<1:0>:** Predictive Prefetch Enable bits
 - 11 = Disable predictive prefetch
 - 10 = Disable predictive prefetch
 - 01 = Enable predictive prefetch for CPU instructions only
 - 00 = Disable predictive prefetch
- bit 3 Unimplemented: Read as '0'
- bit 2-0 PFMWS<2:0>: PFM Access Time Defined in Terms of SYSCLK Wait States bits
 - 111 = Seven Wait states
 - •

 - 010 = Two Wait states
 - 001 = One Wait state
 - 000 = Zero Wait states

Required Flash Wait States	SYSCLK (MHz)
1 - Wait State	$0 < SYSCLK \le 60 MHz$
2 - Wait State	60 MHz < SYSCLK \leq 80 MHz
3 - Wait State	80 MHz < SYSCLK \leq 120 MHz

- **Note 1:** When the LPRD bit (NVMCON<15>) = 0, Flash read access wait states are governed by the PFMWS<2:0> bits.
 - 2: When the LPRD bit = 1, Flash read access wait states are governed by the LPRDWS<4:0> bits (NVMCOM2<20:16>).
- Note 1: Hardware automatically clears this bit when cache invalidate completes. Bits may clear at different times.
 2: The PERCHECOH, DCHECOH, and ICHECOH bits must be stable before initiation of programming to ensure correct invalidation of data.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				CHPIG	N<7:0>			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	-	—	_	—	—
45.0	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0
15:8	CHBUSY	—	CHIPGNEN	_	CHPATLEN	_	_	CHCHNS ⁽¹⁾
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0
7:0	CHEN ⁽²⁾	CHAED	CHCHN	CHAEN	—	CHEDET	CHPF	RI<1:0>

REGISTER 11-7: DCHxCON: DMA CHANNEL 'x' CONTROL REGISTER ('x' = 0-7)

Legend:

bit 7

· J · · ·			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 CHPIGN<7:0>: Channel Register Data bits

Pattern Terminate mode:

Any byte matching these bits during a pattern match may be ignored during the pattern match determination when the CHPIGNEN bit is set. If a byte is read that is identical to this data byte, the pattern match logic will treat it as a "don't care" when the pattern matching logic is enabled and the CHPIGEN bit is set.

- bit 23-16 Unimplemented: Read as '0'
- bit 15 CHBUSY: Channel Busy bit
 - 1 = Channel is active or has been enabled
 - 0 = Channel is inactive or has been disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 CHPIGNEN: Enable Pattern Ignore Byte bit
 - 1 = Treat any byte that matches the CHPIGN<7:0> bits as a "don't care" when pattern matching is enabled
 - 0 = Disable this feature
- bit 12 Unimplemented: Read as '0'
- bit 11 CHPATLEN: Pattern Length bit
 - 1 = 2 byte length
 - 0 = 1 byte length
- bit 10-9 Unimplemented: Read as '0'
- bit 8 CHCHNS: Chain Channel Selection bit⁽¹⁾
 - 1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)
 - 0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)
 - CHEN: Channel Enable bit⁽²⁾
 - 1 = Channel is enabled
 - 0 = Channel is disabled
- bit 6 CHAED: Channel Allow Events If Disabled bit
 - 1 = Channel start/abort events will be registered, even if the channel is disabled
 - 0 = Channel start/abort events will be ignored if the channel is disabled
- bit 5 CHCHN: Channel Chain Enable bit
 - 1 = Allow channel to be chained
 - 0 = Do not allow channel to be chained
- Note 1: The chain selection bit takes effect when chaining is enabled (i.e., CHCHN = 1).
 - 2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
10.0				CHDPTR	<15:8>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHDPTF	R<7:0>			

REGISTER 11-15: DCHxDPTR: DMA CHANNEL x DESTINATION POINTER REGISTER

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

1111111111111111 = Points to byte 65,535 of the destination

.
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .
 .

-							,		
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0							
31.24	—	—	—	—	—	—	—	—	
22:16	U-0	U-0							
23:10	—	—	—	—	—	—	—	—	
15.0	U-0	U-0							
15.6	—	—	—	—	—	—	—	—	
	R/WC-0, HS	R/WC-0, HS							
7:0	BTSEE	BMYEE					CRC5EF ⁽⁴⁾	DINEE	
	DISEF	DIVIALE	DIVIALEY	BIOEF	DINOLF	GIGTOEF	EOFEF ^(3,5)		

REGISTER 12-8: UXEIR: USB ERROR INTERRUPT STATUS REGISTER ('x' = 1 AND 2)

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-8 Unimplemented: Read as '0'

- bit 7 BTSEF: Bit Stuff Error Flag bit
 - 1 = Packet rejected due to bit stuff error
 - 0 = Packet accepted
- bit 6 BMXEF: Bus Matrix Error Flag bit
 1 = The base address, of the BDT, or the address of an individual buffer pointed to by a BDT entry, is invalid.
 0 = No address error
- bit 5 **DMAEF:** DMA Error Flag bit⁽¹⁾ 1 = USB DMA error condition detected
 - 0 = No DMA error
- bit 4 BTOEF: Bus Turnaround Time-Out Error Flag bit⁽²⁾
 - 1 = Bus turnaround time-out has occurred
 - 0 = No bus turnaround time-out

bit 3 **DFN8EF:** Data Field Size Error Flag bit

- 1 = Data field received is not an integral number of bytes
- 0 = Data field received is an integral number of bytes

bit 2 CRC16EF: CRC16 Failure Flag bit

- 1 = Data packet rejected due to CRC16 error
- 0 = Data packet accepted
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - **2:** This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

NOTES:

20.1 SPI Control Registers

TABLE 20-1: SPI1 AND SPI2 REGISTER MAP

ess										Bi	ts								ŝ
Virtual Addr (BF82_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
7000	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	Ff	RMCNT<2:()>	MCLKSEL	—	—		—	_	SPIFE	ENHBUF	0000
1000	SFILCON	15:0	ON	-	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	EL<1:0>	SRXISE	L<1:0>	0000
7010		31:16	—	—	—		RXE	BUFELM<4:	0>		—	—	_		TX	BUFELM<4	:0>		0000
7010		15:0	—	—	—	FRMERR	SPIBUSY	_	—	SPITUR	SRMT	SPIROV	SPIRBE	-	SPITBE	_	SPITBF	SPIRBF	0028
7020	SPI1BLIE	31:16	i							ΠΔΤΔ<	31.0>								0000
7020		15:0								DAIA	ST.02								0000
7030	SPI1BRG	31:16	—		—		—	—	—	—	—	—	—	—	-	—	—	_	0000
1030		15:0	—	—	—						E	3RG<12:0>							0000
		31:16	—		—		_			—	—	—	—		—	—		_	0000
7040	SPI1CON2	15:0	SPI SGNEXT	—	—	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	—	—	_	AUD MONO	—	AUDMC	D<1:0>	0C00
7000	SDISCON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FF	RMCNT<2:()>	MCLKSEL	_	—		_	_	SPIFE	ENHBUF	0000
7200	3F1200N	15:0	ON	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	EL<1:0>	SRXISE	L<1:0>	0000
7040	SDIDSTAT	31:16	—	—	—		RXE	BUFELM<4:	0>		—	—	—		TX	BUFELM<4	:0>		0000
7210	3F1231A1	15:0	_	—	—	FRMERR	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	0028
7220	SDI2BLIE	31:16									31.05								0000
1220	01 12001	15:0						-			.01.02								0000
7020	SPI2BPG	31:16	—	—	—	_	_	_	—	_	—	—	—	-	—	—	_	-	0000
7230		15:0	—		—						E	3RG<12:0>							0000
		31:16	—	—	—	—	-	—	—	—	—	—	—	_	—	—	—	—	0000
7240	SPI2CON2	15:0	SPI SGNEXT	-	—	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	—	-	_	AUD MONO	-	AUDMC	D<1:0>	0C00

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information.

REGISTER 25-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 12 AICPMPEN: Analog Input Charge Pump Enable bit
 - 1 = Analog input charge pump is enabled
 - 0 = Analog input charge pump is disabled (default)
 - **Note 1:** For proper analog operation at VDD less than 2.5V, the AICPMPEN bit must be = 1, and the IOANCPEN bit in the CFGCON register must be set to '1'. This bit must not be set if VDD is greater than 2.5V.
 - 2: ADC throughput rate performance is reduced, as defined in the following table, if AICPMPEN = 1 or IOANCPEN (CFGCON<7) = 1.

ADC0	ADC1	ADC2	ADC3	ADC4	ADC5	ADC7	Maximum Sum of Total ADC Throughputs
ON	OFF	OFF	OFF	OFF	OFF	OFF	2 Msps
ON	ON	OFF	OFF	OFF	OFF	OFF	4 Msps
ON	ON	ON	OFF	OFF	OFF	OFF	5 Msps
OFF	OFF	OFF	ON	OFF	OFF	OFF	2 Msps
OFF	OFF	OFF	ON	ON	OFF	OFF	4 Msps
OFF	OFF	OFF	ON	ON	ON	OFF	5 Msps
OFF	OFF	OFF	ON	ON	ON	ON	5 Msps
ON	ON	ON	ON	OFF	OFF	OFF	7 Msps
ON	ON	ON	ON	ON	OFF	OFF	9 Msps
ON	ON	ON	ON	ON	ON	OFF	10 Msps
ON	OFF	OFF	ON	ON	ON	ON	7 Msps
ON	ON	OFF	ON	ON	ON	ON	9 Msps
ON	10 Msps						

bit 11 CVDEN: Capacitive Voltage Division Enable bit

1 = CVD operation is enabled

0 = CVD operation is disabled

bit 10 **FSSCLKEN:** Fast Synchronous System Clock to ADC Control Clock bit

- 1 = Fast synchronous system clock to ADC control clock is enabled
- 0 = Fast synchronous system clock to ADC control clock is disabled

bit 9 FSPBCLKEN: Fast Synchronous Peripheral Clock to ADC Control Clock bit

- 1 = Fast synchronous peripheral clock to ADC control clock is enabled
- 0 = Fast synchronous peripheral clock to ADC control clock is disabled

bit 8-7 Unimplemented: Read as '0'

bit 6-4 IRQVS<2:0>: Interrupt Vector Shift bits

To determine interrupt vector address, this bit specifies the amount of left shift done to the AIRDYx status bits in the ADCDSTAT1 and ADCDSTAT2 registers, prior to adding with the ADCBASE register.

Interrupt Vector Address = Read Value of ADCBASE and Read Value of ADCBASE = Value written to ADCBASE + $x \ll$ IRQVS<2:0>, where 'x' is the smallest active input ID from the ADCDSTAT1 or ADCDSTAT2 registers (which has highest priority).

- 111 = Shift x left 7 bit position
- 110 = Shift x left 6 bit position
- 101 = Shift x left 5 bit position
- 100 = Shift x left 4 bit position
- 011 =Shift x left 3 bit position
- 010 =Shift x left 2 bit position
- 001 =Shift x left 1 bit position
- 000 = Shift x left 0 bit position

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	—	—	—	—	CSS27	CSS26	CSS25	CSS24
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:10	CSS23 ⁽¹⁾	CSS22 ⁽¹⁾	CSS21 ⁽¹⁾	CSS20 ⁽¹⁾	CSS19	CSS18	CSS17	CSS16
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0

REGISTER 25-11: ADCCSS1: ADC COMMON SCAN SELECT REGISTER 1

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 Unimplemented: Read as '0'

bit 27-0 CSS27:CSS0: Analog Common Scan Select bits

Analog inputs AN27-AN6 are always Class 3 shared ADC7.

- 1 = Select AN*x* for input scan (i.e., ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)
- 0 = Skip ANx for input scan

Note 1: This bit is not available on 64-pin devices.

- **Note 1:** In addition to setting the appropriate bits in this register, Class 1 and Class 2 analog inputs must select the STRIG input as the trigger source if they are to be scanned through the CSS*x* bits. Refer to the bit descriptions in the ADCTRGx registers for selecting the STRIG option.
 - 2: If a Class 1 or Class 2 input is included in the scan by setting the CSSx bit to '1' and by setting the TRGSRCx<4:0> bits to STRIG mode (`0b11), the user application must ensure that no other triggers are generated for that input using the RQCNVRT bit in the ADCCON3 register or the hardware input or any digital filter. Otherwise, the scan behavior is unpredictable.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	—	—	—	—	EIEN27	EIEN26	EIEN25	EIEN24
22:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	EIEN23 ⁽¹⁾	EIEN22 ⁽¹⁾	EIEN21 ⁽¹⁾	EIEN20 ⁽¹⁾	EIEN19	EIEN18	EIEN17	EIEN16
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	EIEN15	EIEN14	EIEN13	EIEN12	EIEN11	EIEN10	EIEN9	EIEN8
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	EIEN7	EIEN6	EIEN5	EIEN4	EIEN3	EIEN2	EIEN1	EIEN0
		•	•	•	•	•		•

REGISTER 25-34: ADCEIEN1: ADC EARLY INTERRUPT ENABLE REGISTER 1

Legend:	HS = Hardware Set	C = Clearable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 Unimplemented: Read as '0'

bit 27-0 EIEN27:EIEN0: Early Interrupt Enable for Analog Input bits

1 = Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)
 0 = Interrupts are disabled

Note 1: This bit is not available on 64-pin devices.

TABLE 26-1: CAN1 THROUGH CAN4 REGISTER SUMMARY (CONTINUED)

ess										Bit	s								
Virtual Addre (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	CAINT	31:16	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE	—	—	—	_	—	—	_	MODIE	CTMRIE	RBIE	TBIE	0000
5020	C4INT	15:0	IVRIF	WAKIF	CERRIF	SERRIF	RBOVIF	_	—	_	_	—	—		MODIF	CTMRIF	RBIF	TBIF	0000
5030	CAVEC	31:16	—	_	—	_	—	—	—	—	—	—	—	—	—	—	—	—	0000
3030	CHVEC	15:0	_		_			FILHIT<4:0	>		_				CODE<6:0>				0040
5040	C4TREC	31:16	_	—	—	—	—	_	—	—	—	—	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000
5040	OHINEO	15:0				TERRC	NT<7:0>							RERRCN	NT<7:0>				0000
5050	C4ESTAT	31:16	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	—	0000
	0.000	15:0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0	0000
5060	C4RXOVF	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—	0000
		15:0	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
5070	C4TMR	31:16								CANTS<	:15:0>							r	0000
	-	15:0							CA	NTSPRE<15	:0>						1		0000
5080	C4RXM0	31:16						SID<10:0>							MIDE	—	EID<1	7:16>	xxxx
		15:0								EID<1	5:0>				1		1		xxxx
5090	C4RXM1	31:16						SID<10:0>							MIDE	—	EID<1	7:16>	xxxx
		15:0								EID<1	5:0>								xxxx
50A0	C4RXM2	31:16						SID<10:0>							MIDE	—	EID<1	7:16>	xxxx
		15:0								EID<1	5:0>								xxxx
50B0	C4RXM3	31:16						SID<10:0>							MIDE	—	EID<1	7:16>	xxxx
CODO	o notino	15:0								EID<1	5:0>								xxxx
5000	C4FLTCON0	31:16	FLTEN3	MSEL	3<1:0>			FSEL3<4:0	>		FLTEN2	MSEL	2<1:0>		F	SEL2<4:0>			0000
0000	on Eroono	15:0	FLTEN1	MSEL	1<1:0>			FSEL1<4:0	>		FLTEN0	MSEL	0<1:0>		F	SEL0<4:0>			0000
50D0	C4FLTCON1	31:16	FLTEN7	MSEL	7<1:0>			FSEL7<4:0	>		FLTEN6	MSEL	6<1:0>		F	SEL6<4:0>			0000
		15:0	FLTEN5	MSEL	5<1:0>			FSEL5<4:0	>		FLTEN4	MSEL	4<1:0>		F	SEL4<4:0>			0000
50E0	C4FLTCON2	31:16	FLTEN11	MSEL1	11<1:0>			FSEL11<4:0	>		FLTEN10	MSEL1	0<1:0>		F	SEL10<4:0>	>		0000
		15:0	FLTEN9	MSEL	9<1:0>			FSEL9<4:0:	>		FLTEN8	MSEL	8<1:0>		F	SEL8<4:0>			0000
50F0	C4FLTCON3	31:16	FLTEN15	MSEL1	15<1:0>			FSEL15<4:0	>		FLTEN14	MSEL1	4<1:0>		F	SEL14<4:0>	>		0000
		15:0	J FLIENI3 MSEL13<1:0> FSEL13<1:0> FSEL13<1:0> FSEL12<24:0> FSEL12<20<2								0000								
5140	C4RXFn	31:16						SID<10:0>							EXID	—	EID<1	7:16>	XXXX
L	(1 = 0-15)	15:0	EID<15:0> xxx								xxxx								
5340	C4FIFOBA	31:16								C4FIFOB/	A<31:0>								0000
		15:0							0000										
5350	C4FIFOCONn	31:16			-				_					TYEDD	TYPEO	-SIZE<4:0>	TYPDI	-1.05	0000
	(11 - 0-13)	15:0	_	FRESET	UINC	DONLY	_	_	—	_	IXEN	IXABAI	IXLARB	IXERR	TXREQ	RIKEN	IXPRI	<1:0>	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section13.2 "CLR, SET, and INV Registers" for more Note 1: information.

REGISTER 26-12: CxFLTCON2: CAN FILTER CONTROL REGISTER 2 ('x' = 1-4) (CONTINUED)

bit 15	FLTEN9: Filter 9 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 14-13	MSEL9<1:0>: Filter 9 Mask Select bits
	11 = Reserved
	10 - Acceptance Mask 2 is selected 01 = Accentance Mask 1 is selected
	00 = Acceptance Mask 0 is selected
bit 12-8	FSEL9<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	00000 = Message matching filter is stored in FIFO buffer 0
bit 7	FLTEN8: Filter 8 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 6-5	MSEL8<1:0>: Filter 8 Mask Select bits
	11 = Reserved
	10 = Acceptance Mask 2 is selected
	01 = Acceptance Mask 0 is selected
hit 1 0	
DIL 4-0	11111 - Mossage matching filter is stored in EIEO buffer 31
	11111 – Message matching filter is stored in FIFO buffer 20
	•
	•
	00000 = Message matching filter is stored in FIFO buffer 1
	00000 - Message matching miler is stored in FIFO build 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

FIGURE 27-3: OP AMP 3/COMPARATOR 3 MODULE BLOCK DIAGRAM



Note 1: Refer to the device pin tables (Table 3 and Table 5) for other analog inputs that may be also be connected to the Op amp and Comparator inputs.

- 2: The PWM Blank Function is only available on PIC32MKXXMCXXX devices.
- 3: Caution: To avoid false comparator output faults or glitches when using the internal DAC as a comparator reference, always initialize the DAC before initializing and enabling the comparator.

0

32.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 32-2 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

Peripheral	PMDx Bit Name ⁽³⁾	Register Name and Bit Location
Output Compare 9	OC9MD	PMD3<24>
Output Compare 10	OC10MD	PMD3<25>
Output Compare 11	OC11MD	PMD3<26>
Output Compare 12	OC12MD	PMD3<27>
Output Compare 13	OC13MD	PMD3<28>
Output Compare 14	OC14MD	PMD3<29>
Output Compare 15	OC15MD	PMD3<30>
Output Compare 16	OC16MD	PMD3<31>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
Timer6	T6MD	PMD4<5>
Timer7	T7MD	PMD4<6>
Timer8	T8MD	PMD4<7>
Timer9	T9MD	PMD4<8>
PWM1	PWM1MD	PMD4<16>
PWM2	PWM2MD	PMD4<17>
PWM3	PWM3MD	PMD4<18>
PWM4	PWM4MD	PMD4<19>
PWM5	PWM5MD	PMD4<20>
PWM6	PWM6MD	PMD4<21>
PWM7	PWM7MD	PMD4<22>
PWM8	PWM8MD	PMD4<23>
PWM9	PWM9MD	PMD4<24>
PWM10	PWM10MD	PMD4<25>
PWM11	PWM11MD	PMD4<26>
PWM12	PWM12MD	PMD4<27>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>
UART3	U3MD	PMD5<2>
UART4	U4MD	PMD5<3>
UART5	U5MD	PMD5<4>
UART6	U6MD	PMD5<5>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
SPI3	SPI3MD	PMD5<10>
SPI4	SPI4MD	PMD5<11>

TABLE 32-3: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS (CONTINUED)

Note 1: The USB module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

2: This peripheral is not available on all devices. Refer to the pin feature tables (Table 2 through Table 4) to determine availability.

3: For any associated PMDx bit, 0 = clocks enabled to the peripheral; 1 = For associated peripheral, clocks are disabled, SFRs are reset, and CPU read/write is invalid.

35.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- · Third-party development tools

35.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

AC CHAP	RACTERIS	STICS	Standard Operating Conditions: 2.2V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param. No.	Symbol	Characteris	tics ⁽²⁾	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions		
DO32	TIOF	Port Output Fall Time I/O Pins: 4x Source Driver Pins - RA0, RA4, RA11, RA12, R PB0 DB3 DB8 DB0	RA14, RA15,	_	_	9.5	ns	Cload = 50 pF		
		RC0, RC1, RC2, RC10, R RD8, RD12-RD15 RE0, RE1, RE8, RE9 RF5-RF7, RF9, RF10, RF RG0, RG1, RG6-RG15	C12, RC13 12, RF13	_	_	6	ns	Cload = 20 pF		
		Port Output Fall Time I/O Pins: 8x Source Driver Pins - RA1, RA7, RA8, RA10 PB4 PB7 PB10 PB15		_	_	8	ns	Cload = 50 pF		
		RC6-RC9, RC11, RC15 RD1-RD6 RE12-RE15 RF0, RF1		_	—	6	ns	CLOAD = 20 pF		
DI35 DI40	TINP TRBP	INTx Pin High or Low Time CNx High or Low Time (in	e	5 5	—		ns ns			

TABLE 36-22: I/O TIMING REQUIREMENTS (CONTINUED)

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.