



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 10x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08dv16vlc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### **Section Number**

Title

### Page

6.3.3	Pull-up/Pull-down Resistors	86
6.3.4	Pin Interrupt Initialization	
Pin Beh	avior in Stop Modes	
Parallel	I/O and Pin Control Registers	
6.5.1	Port A Registers	
6.5.2	Port B Registers	92
6.5.3	Port C Registers	96
6.5.4	Port D Registers	99
6.5.5	Port E Registers	103
6.5.6	Port F Registers	106
6.5.7	Port G Registers	109
	6.3.3 6.3.4 Pin Beh Parallel 6.5.1 6.5.2 6.5.3 6.5.4 6.5.5 6.5.6 6.5.6 6.5.7	<ul> <li>6.3.3 Pull-up/Pull-down Resistors</li> <li>6.3.4 Pin Interrupt Initialization</li> <li>Pin Behavior in Stop Modes</li> <li>Parallel I/O and Pin Control Registers</li> <li>6.5.1 Port A Registers</li> <li>6.5.2 Port B Registers</li> <li>6.5.3 Port C Registers</li> <li>6.5.4 Port D Registers</li> <li>6.5.5 Port E Registers</li> <li>6.5.6 Port F Registers</li> <li>6.5.7 Port G Registers</li> </ul>

## Chapter 7 Central Processor Unit (S08CPUV3)

7.1	Introdu	ction	113
	7.1.1	Features	113
7.2	Program	nmer's Model and CPU Registers	114
	7.2.1	Accumulator (A)	114
	7.2.2	Index Register (H:X)	114
	7.2.3	Stack Pointer (SP)	115
	7.2.4	Program Counter (PC)	115
	7.2.5	Condition Code Register (CCR)	115
7.3	Address	sing Modes	117
	7.3.1	Inherent Addressing Mode (INH)	117
	7.3.2	Relative Addressing Mode (REL)	117
	7.3.3	Immediate Addressing Mode (IMM)	117
	7.3.4	Direct Addressing Mode (DIR)	117
	7.3.5	Extended Addressing Mode (EXT)	118
	7.3.6	Indexed Addressing Mode	118
7.4	Special	Operations	119
	7.4.1	Reset Sequence	119
	7.4.2	Interrupt Sequence	119
	7.4.3	Wait Mode Operation	120
	7.4.4	Stop Mode Operation	120
	7.4.5	BGND Instruction	121
7.5	HCS08	Instruction Set Summary	122

## Chapter 8 Multi-Purpose Clock Generator (S08MCGV1)

8.1	Introduc	133	
	8.1.1	Features	
	8.1.2	Modes of Operation	



# Chapter 4 Memory

# 4.1 MC9S08DV60 Series Memory Map

On-chip memory in the MC9S08DV60 Series consists of RAM and Flash program memory for nonvolatile data storage, and I/O and control/status registers. The registers are divided into three groups:

- Direct-page registers (0x0000 through 0x007F)
- High-page registers (0x1800 through 0x18FF)
- Nonvolatile registers (0xFFB0 through 0xFFBF)



Chapter 4 Memory

## 4.3 Register Addresses and Bit Assignments

The registers in the MC9S08DV60 Series are divided into these groups:

- Direct-page registers are located in the first 128 locations in the memory map; these are accessible with efficient direct addressing mode instructions.
- High-page registers are used much less often, so they are located above 0x1800 in the memory map. This leaves more room in the direct page for more frequently used registers and RAM.
- The nonvolatile register area consists of a block of 16 locations in Flash memory at 0xFFB0–0xFFBF. Nonvolatile register locations include:
  - NVPROT and NVOPT are loaded into working registers at reset
  - An 8-byte backdoor comparison key that optionally allows a user to gain controlled access to secure memory

Because the nonvolatile register locations are Flash memory, they must be erased and programmed like other Flash memory locations.

Direct-page registers can be accessed with efficient direct addressing mode instructions. Bit manipulation instructions can be used to access any bit in any direct-page register. Table 4-2 is a summary of all user-accessible direct-page registers and control bits.

The direct page registers in Table 4-2 can use the more efficient direct addressing mode, which requires only the lower byte of the address. Because of this, the lower byte of the address in column one is shown in bold text. In Table 4-3 and Table 4-5, the whole address in column one is shown in bold. In Table 4-2, Table 4-3, and Table 4-5, the register names in column two are shown in bold to set them apart from the bit names to the right. Cells that are not associated with named bits are shaded. A shaded cell with a 0 indicates this unused bit always reads as a 0. Shaded cells with dashes indicate unused or reserved bit locations that could read as 1s or 0s.



```
Chapter 4 Memory
```

### Table 4-2. Direct-Page Register Summary (Sheet 1 of 3)

Address	Register Name	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>00</b>	PTAD	PTAD7	PTAD6	PTAD5	PTAD4	PTAD3	PTAD2	PTAD1	PTAD0
0x00 <b>01</b>	PTADD	PTADD7	PTADD6	PTADD5	PTADD4	PTADD3	PTADD2	PTADD1	PTADD0
0x00 <b>02</b>	PTBD	PTBD7	PTBD6	PTBD5	PTBD4	PTBD3	PTBD2	PTBD1	PTBD0
0x00 <b>03</b>	PTBDD	PTBDD7	PTBDD6	PTBDD5	PTBDD4	PTBDD3	PTBDD2	PTBDD1	PTBDD0
0x00 <b>04</b>	PTCD	PTCD7	PTCD6	PTCD5	PTCD4	PTCD3	PTCD2	PTCD1	PTCD0
0x00 <b>05</b>	PTCDD	PTCDD7	PTCDD6	PTCDD5	PTCDD4	PTCDD3	PTCDD2	PTCDD1	PTCDD0
0x00 <b>06</b>	PTDD	PTDD7	PTDD6	PTDD5	PTDD4	PTDD3	PTDD2	PTDD1	PTDD0
0x00 <b>07</b>	PTDDD	PTDDD7	PTDDD6	PTDDD5	PTDDD4	PTDDD3	PTDDD2	PTDDD1	PTDDD0
0x00 <b>08</b>	PTED	PTED7	PTED6	PTED5	PTED4	PTED3	PTED2	PTED1	PTED0
0x00 <b>09</b>	PTEDD	PTEDD7	PTEDD6	PTEDD5	PTEDD4	PTEDD3	PTEDD2	PTEDD1	PTEDD0
0x00 <b>0A</b>	PTFD	PTFD7	PTFD6	PTFD5	PTFD4	PTFD3	PTFD2	PTFD1	PTFD0
0x00 <b>0B</b>	PTFDD	PTFDD7	PTFDD6	PTFDD5	PTFDD4	PTFDD3	PTFDD2	PTFDD1	PTFDD0
0x00 <b>0C</b>	PTGD	0	0	PTGD5	PTGD4	PTGD3	PTGD2	PTGD1	PTGD0
0x00 <b>0D</b>	PTGDD	0	0	PTGDD5	PTGDD4	PTGDD3	PTGDD2	PTGDD1	PTGDD0
0x00 <b>0E</b>	ACMP1SC	ACME	ACBGS	ACF	ACIE	ACO	ACOPE	ACMOD1	ACMOD0
0x00 <b>0F</b>	ACMP2SC	ACME	ACBGS	ACF	ACIE	ACO	ACOPE	ACMOD1	ACMOD0
0x00 <b>10</b>	ADCSC1	COCO	AIEN	ADCO			ADCH		
0x00 <b>11</b>	ADCSC2	ADACT	ADTRG	ACFE	ACFGT	0	0	—	—
0x00 <b>12</b>	ADCRH	0	0	0	0	ADR11	ADR10	ADR9	ADR8
0x00 <b>13</b>	ADCRL	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0
0x00 <b>14</b>	ADCCVH	0	0	0	0	ADCV11	ADCV10	ADCV9	ADCV8
0x00 <b>15</b>	ADCCVL	ADCV7	ADCV6	ADCV5	ADCV4	ADCV3	ADCV2	ADCV1	ADCV0
0x00 <b>16</b>	ADCCFG	ADLPC	AD	ΝV	ADLSMP	МО	DE	ADI	CLK
0x00 <b>17</b>	APCTL1	ADPC7	ADPC6	ADPC5	ADPC4	ADPC3	ADPC2	ADPC1	ADPC0
0x00 <b>18</b>	APCTL2	ADPC15	ADPC14	ADPC13	ADPC12	ADPC11	ADPC10	ADPC9	ADPC8
0x00 <b>19</b>	APCTL3	ADPC23	ADPC22	ADPC21	ADPC20	ADPC19	ADPC18	ADPC17	ADPC16
0x00 <b>1A</b> - 0x00 <b>1B</b>	Reserved	_	_	_	_	_	_	_	_
0x00 <b>1C</b>	IRQSC	0	IRQPDD	IRQEDG	IRQPE	IRQF	IRQACK	IRQIE	IRQMOD
0x00 <b>1D</b> – 0x00 <b>1F</b>	Reserved							—	
0x00 <b>20</b>	TPM1SC	TOF	TOIE	CPWMS	CLKSB	CLKSA	PS2	PS1	PS0
0x00 <b>21</b>	TPM1CNTH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>22</b>	TPM1CNTL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>23</b>	TPM1MODH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>24</b>	TPM1MODL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>25</b>	TPM1C0SC	CH0F	CH0IE	MS0B	MS0A	ELS0B	ELS0A	0	0
0x00 <b>26</b>	TPM1C0VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>27</b>	TPM1C0VL	Bit 7	6	5	4	3	2	1	Bit 0



Chapter 4 Memory

Table 4-2. Direct-Page Register Summary (Sheet 2 of 3)

Address	Register Name	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>28</b>	TPM1C1SC	CH1F	CH1IE	MS1B	MS1A	ELS1B	ELS1A	0	0
0x00 <b>29</b>	TPM1C1VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>2A</b>	TPM1C1VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>2B</b>	TPM1C2SC	CH2F	CH2IE	MS2B	MS2A	ELS2B	ELS2A	0	0
0x00 <b>2C</b>	TPM1C2VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>2D</b>	TPM1C2VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>2E</b>	TPM1C3SC	CH3F	CH3IE	MS3B	MS3A	ELS3B	ELS3A	0	0
0x00 <b>2F</b>	TPM1C3VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>30</b>	TPM1C3VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>31</b>	TPM1C4SC	CH4F	CH4IE	MS4B	MS4A	ELS4B	ELS4A	0	0
0x00 <b>32</b>	TPM1C4VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>33</b>	TPM1C4VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>34</b>	TPM1C5SC	CH5F	CH5IE	MS5B	MS5A	ELS5B	ELS5A	0	0
0x00 <b>35</b>	TPM1C5VH	Bit 15	14	13	12	11	10	9	Bit 8
0x00 <b>36</b>	TPM1C5VL	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>37</b>	Reserved		—	—	_	_	—	—	—
0x00 <b>38</b>	SCI1BDH	LBKDIE	RXEDGIE	0	SBR12	SBR11	SBR10	SBR9	SBR8
0x00 <b>39</b>	SCI1BDL	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0
0x00 <b>3A</b>	SCI1C1	LOOPS	SCISWAI	RSRC	М	WAKE	ILT	PE	PT
0x00 <b>3B</b>	SCI1C2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
0x00 <b>3C</b>	SCI1S1	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
0x00 <b>3D</b>	SCI1S2	LBKDIF	RXEDGIF	0	RXINV	RWUID	BRK13	LBKDE	RAF
0x00 <b>3E</b>	SCI1C3	R8	Т8	TXDIR	TXINV	ORIE	NEIE	FEIE	PEIE
0x00 <b>3F</b>	SCI1D	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>40</b>	SCI2BDH	LBKDIE	RXEDGIE	0	SBR12	SBR11	SBR10	SBR9	SBR8
0x00 <b>41</b>	SCI2BDL	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0
0x00 <b>42</b>	SCI2C1	LOOPS	SCISWAI	RSRC	М	WAKE	ILT	PE	PT
0x00 <b>43</b>	SCI2C2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
0x00 <b>44</b>	SCI2S1	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF
0x00 <b>45</b>	SCI2S2	LBKDIF	RXEDGIF	0	RXINV	RWUID	BRK13	LBKDE	RAF
0x00 <b>46</b>	SCI2C3	R8	Т8	TXDIR	TXINV	ORIE	NEIE	FEIE	PEIE
0x00 <b>47</b>	SCI2D	Bit 7	6	5	4	3	2	1	Bit 0
0x00 <b>48</b>	MCGC1	CL	KS		RDIV		IREFS	IRCLKEN	IREFSTEN
0x00 <b>49</b>	MCGC2	BC	NV	RANGE	HGO	LP	EREFS	ERCLKEN	EREFSTEN
0x00 <b>4A</b>	MCGTRM				TR	MIM			
0x00 <b>4B</b>	MCGSC	LOLS	LOCK	PLLST	IREFST	CL	(ST	OSCINIT	FTRIM
0x00 <b>4C</b>	MCGC3	LOLIE	PLLS	CME	0		VE	DIV	
0x004 <b>D</b> – 0x004 <b>F</b>	Reserved	—	—	_	—	—	_	—	—



# 4.4 RAM

The MC9S08DV60 Series includes static RAM. The locations in RAM below 0x0100 can be accessed using the more efficient direct addressing mode, and any single bit in this area can be accessed with the bit manipulation instructions (BCLR, BSET, BRCLR, and BRSET). Locating the most frequently accessed program variables in this area of RAM is preferred.

The RAM retains data while the MCU is in low-power wait, stop2, or stop3 mode. At power-on the contents of RAM are uninitialized. RAM data is unaffected by any reset if the supply voltage does not drop below the minimum value for RAM retention ( $V_{RAM}$ ).

For compatibility with M68HC05 MCUs, the HCS08 resets the stack pointer to 0x00FF. In the MC9S08DV60 Series, it is usually best to reinitialize the stack pointer to the top of the RAM so the direct page RAM can be used for frequently accessed RAM variables and bit-addressable program variables. Include the following 2-instruction sequence in your reset initialization routine (where RamLast is equated to the highest address of the RAM in the Freescale Semiconductor equate file).

LDHX #RamLast+1 ;point one past RAM TXS ;SP<-(H:X-1)

When security is enabled, the RAM is considered a secure memory resource and is not accessible through BDM or code executing from non-secure memory. See Section 4.5.9, "Security", for a detailed description of the security feature.

# 4.5 Flash

MC9S08DV60 Series devices include Flash memory intended primarily for program and data storage. In-circuit programming allows the operating program and data to be loaded into Flash after final assembly of the application product. It is possible to program the arrays through the single-wire background debug interface. Because no special voltages are needed for erase and programming operations, in-application programming is also possible through other software-controlled communication paths. For a more detailed discussion of in-circuit and in-application programming, refer to the *HCS08 Family Reference Manual*, *Volume I*, Freescale Semiconductor document order number HCS08RMv1.

## 4.5.1 Features

Features of the Flash include:

- Array size (see Table 1-1 for exact array sizes)
- Flash sector size: 768 bytes
- Single power supply program and erase
- Command interface for fast program and erase operation
- Up to 100,000 program/erase cycles at typical voltage and temperature
- Flexible block protection and vector redirection
- Security feature for Flash and RAM
- Burst programming capability
- Sector erase abort



Chapter 8 Multi-Purpose Clock Generator (S08MCGV1)

• LP bit is written to 0

In FLL bypassed internal mode, the MCGOUT clock is derived from the internal reference clock. The FLL clock is controlled by the internal reference clock, and the FLL clock frequency locks to 1024 times the reference frequency, as selected by the RDIV bits. The MCGLCLK is derived from the FLL and the PLL is disabled in a low power state.

### 8.4.1.4 FLL Bypassed External (FBE)

In FLL bypassed external (FBE) mode, the MCGOUT clock is derived from the external reference clock and the FLL is operational but its output clock is not used. This mode is useful to allow the FLL to acquire its target frequency while the MCGOUT clock is driven from the external reference clock.

The FLL bypassed external mode is entered when all the following conditions occur:

- CLKS bits are written to 10
- IREFS bit is written to 0
- PLLS bit is written to 0
- RDIV bits are written to divide reference clock to be within the range of 31.25 kHz to 39.0625 kHz
- LP bit is written to 0

In FLL bypassed external mode, the MCGOUT clock is derived from the external reference clock. The external reference clock which is enabled can be an external crystal/resonator or it can be another external clock source. The FLL clock is controlled by the external reference clock, and the FLL clock frequency locks to 1024 times the reference frequency, as selected by the RDIV bits. The MCGLCLK is derived from the FLL and the PLL is disabled in a low power state.

### NOTE

It is possible to briefly operate in FBE mode with an FLL reference clock frequency that is greater than the specified maximum frequency. This can be necessary in applications that operate in PEE mode using an external crystal with a frequency above 5 MHz. Please see 8.5.2.4, "Example # 4: Moving from FEI to PEE Mode: External Crystal = 8 MHz, Bus Frequency = 8 MHz for a detailed example.

### 8.4.1.5 PLL Engaged External (PEE)

The PLL engaged external (PEE) mode is entered when all the following conditions occur:

- CLKS bits are written to 00
- IREFS bit is written to 0
- PLLS bit is written to 1
- RDIV bits are written to divide reference clock to be within the range of 1 MHz to 2 MHz

In PLL engaged external mode, the MCGOUT clock is derived from the PLL clock which is controlled by the external reference clock. The external reference clock which is enabled can be an external crystal/resonator or it can be another external clock source The PLL clock frequency locks to a



Field	Description
7 ADPC23	ADC Pin Control 23. ADPC23 controls the pin associated with channel AD23. 0 AD23 pin I/O control enabled 1 AD23 pin I/O control disabled
6 ADPC22	ADC Pin Control 22. ADPC22 controls the pin associated with channel AD22. 0 AD22 pin I/O control enabled 1 AD22 pin I/O control disabled
5 ADPC21	ADC Pin Control 21. ADPC21 controls the pin associated with channel AD21. 0 AD21 pin I/O control enabled 1 AD21 pin I/O control disabled
4 ADPC20	ADC Pin Control 20. ADPC20 controls the pin associated with channel AD20. 0 AD20 pin I/O control enabled 1 AD20 pin I/O control disabled
3 ADPC19	ADC Pin Control 19. ADPC19 controls the pin associated with channel AD19. 0 AD19 pin I/O control enabled 1 AD19 pin I/O control disabled
2 ADPC18	ADC Pin Control 18. ADPC18 controls the pin associated with channel AD18. 0 AD18 pin I/O control enabled 1 AD18 pin I/O control disabled
1 ADPC17	ADC Pin Control 17. ADPC17 controls the pin associated with channel AD17. 0 AD17 pin I/O control enabled 1 AD17 pin I/O control disabled
0 ADPC16	ADC Pin Control 16. ADPC16 controls the pin associated with channel AD16. 0 AD16 pin I/O control enabled 1 AD16 pin I/O control disabled

#### Table 10-12. APCTL3 Register Field Descriptions

# **10.4 Functional Description**

The ADC module is disabled during reset or when the ADCH bits are all high. The module is idle when a conversion has completed and another conversion has not been initiated. When idle, the module is in its lowest power state.

The ADC can perform an analog-to-digital conversion on any of the software selectable channels. In 12-bit and 10-bit mode, the selected channel voltage is converted by a successive approximation algorithm into a 12-bit digital result. In 8-bit mode, the selected channel voltage is converted by a successive approximation algorithm into a 9-bit digital result.

When the conversion is completed, the result is placed in the data registers (ADCRH and ADCRL). In 10-bit mode, the result is rounded to 10 bits and placed in the data registers (ADCRH and ADCRL). In 8-bit mode, the result is rounded to 8 bits and placed in ADCRL. The conversion complete flag (COCO) is then set and an interrupt is generated if the conversion complete interrupt has been enabled (AIEN = 1).

The ADC module has the capability of automatically comparing the result of a conversion with the contents of its compare registers. The compare function is enabled by setting the ACFE bit and operates with any of the conversion modes and configurations.

# 11.3.5 IIC Data I/O Register (IICD)



### Figure 11-7. IIC Data I/O Register (IICD)

#### Table 11-7. IICD Field Descriptions

Field	Description
7–0 DATA	<b>Data</b> — In master transmit mode, when data is written to the IICD, a data transfer is initiated. The most significant bit is sent first. In master receive mode, reading this register initiates receiving of the next byte of data.

#### NOTE

When transitioning out of master receive mode, the IIC mode should be switched before reading the IICD register to prevent an inadvertent initiation of a master receive data transfer.

In slave mode, the same functions are available after an address match has occurred.

The TX bit in IICC must correctly reflect the desired direction of transfer in master and slave modes for the transmission to begin. For instance, if the IIC is configured for master transmit but a master receive is desired, reading the IICD does not initiate the receive.

Reading the IICD returns the last byte received while the IIC is configured in master receive or slave receive modes. The IICD does not reflect every byte transmitted on the IIC bus, nor can software verify that a byte has been written to the IICD correctly by reading it back.

In master transmit mode, the first byte of data written to IICD following assertion of MST is used for the address transfer and should comprise of the calling address (in bit 7 to bit 1) concatenated with the required  $R/\overline{W}$  bit (in position bit 0).

### 11.3.6 IIC Control Register 2 (IICC2)



Figure 11-8. IIC Control Register (IICC2)



Chapter 11 Inter-Integrated Circuit (S08IICV2)



Figure 11-9. IIC Bus Transmission Signals

### 11.4.1.1 Start Signal

When the bus is free, no master device is engaging the bus (SCL and SDA lines are at logical high), a master may initiate communication by sending a start signal. As shown in Figure 11-9, a start signal is defined as a high-to-low transition of SDA while SCL is high. This signal denotes the beginning of a new data transfer (each data transfer may contain several bytes of data) and brings all slaves out of their idle states.

### 11.4.1.2 Slave Address Transmission

The first byte of data transferred immediately after the start signal is the slave address transmitted by the master. This is a seven-bit calling address followed by a  $R/\overline{W}$  bit. The  $R/\overline{W}$  bit tells the slave the desired direction of data transfer.

- 1 =Read transfer, the slave transmits data to the master.
- 0 = Write transfer, the master transmits data to the slave.

Only the slave with a calling address that matches the one transmitted by the master responds by sending back an acknowledge bit. This is done by pulling the SDA low at the ninth clock (see Figure 11-9).

No two slaves in the system may have the same address. If the IIC module is the master, it must not transmit an address equal to its own slave address. The IIC cannot be master and slave at the same time. However, if arbitration is lost during an address cycle, the IIC reverts to slave mode and operates correctly even if it is being addressed by another master.



Chapter 11 Inter-Integrated Circuit (S08IICV2)

## 11.4.3 General Call Address

General calls can be requested in 7-bit address or 10-bit address. If the GCAEN bit is set, the IIC matches the general call address as well as its own slave address. When the IIC responds to a general call, it acts as a slave-receiver and the IAAS bit is set after the address cycle. Software must read the IICD register after the first byte transfer to determine whether the address matches is its own slave address or a general call. If the value is 00, the match is a general call. If the GCAEN bit is clear, the IIC ignores any data supplied from a general call address by not issuing an acknowledgement.

## 11.5 Resets

The IIC is disabled after reset. The IIC cannot cause an MCU reset.

## 11.6 Interrupts

The IIC generates a single interrupt.

An interrupt from the IIC is generated when any of the events in Table 11-11 occur, provided the IICIE bit is set. The interrupt is driven by bit IICIF (of the IIC status register) and masked with bit IICIE (of the IIC control register). The IICIF bit must be cleared by software by writing a 1 to it in the interrupt routine. You can determine the interrupt type by reading the status register.

Interrupt Source	Status	Flag	Local Enable
Complete 1-byte transfer	TCF	IICIF	IICIE
Match of received calling address	IAAS	licif	IICIE
Arbitration Lost	ARBL	IICIF	IICIE

Table 11-11. Interrupt Summary

## 11.6.1 Byte Transfer Interrupt

The TCF (transfer complete flag) bit is set at the falling edge of the ninth clock to indicate the completion of byte transfer.

## 11.6.2 Address Detect Interrupt

When the calling address matches the programmed slave address (IIC address register) or when the GCAEN bit is set and a general call is received, the IAAS bit in the status register is set. The CPU is interrupted, provided the IICIE is set. The CPU must check the SRW bit and set its Tx mode accordingly.

## 11.6.3 Arbitration Lost Interrupt

The IIC is a true multi-master bus that allows more than one master to be connected on it. If two or more masters try to control the bus at the same time, the relative priority of the contending masters is determined by a data arbitration procedure. The IIC module asserts this interrupt when it loses the data arbitration process and the ARBL bit in the status register is set.



BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	Prescaler value (P)
0	0	0	0	0	0	1
0	0	0	0	0	1	2
0	0	0	0	1	0	3
0	0	0	0	1	1	4
:	:	:	:	:	:	:
1	1	1	1	1	1	64

Table 12-5. Baud Rate Prescaler

# 12.3.4 MSCAN Bus Timing Register 1 (CANBTR1)

The CANBTR1 register configures various CAN bus timing parameters of the MSCAN module.

	7	6	5	4	3	2	1	0
R W	SAMP	TSEG22	TSEG21	TSEG20	TSEG13	TSEG12	TSEG11	TSEG10
Reset:	0	0	0	0	0	0	0	0

Figure 12-7. MSCAN Bus Timing Register 1 (CANBTR1)

Read: Anytime

Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)

#### Table 12-6. CANBTR1 Register Field Descriptions

Field	Description
7 SAMP	<ul> <li>Sampling — This bit determines the number of CAN bus samples taken per bit time.</li> <li>One sample per bit.</li> <li>Three samples per bit<sup>1</sup>.</li> <li>If SAMP = 0, the resulting bit value is equal to the value of the single bit positioned at the sample point. If SAMP = 1, the resulting bit value is determined by using majority rule on the three total samples. For higher bit rates, it is recommended that only one sample is taken per bit time (SAMP = 0).</li> </ul>
6:4 TSEG2[2:0]	<b>Time Segment 2</b> — Time segments within the bit time fix the number of clock cycles per bit time and the location of the sample point (see Figure 12-43). Time segment 2 (TSEG2) values are programmable as shown in Table 12-7.
3:0 TSEG1[3:0]	<b>Time Segment 1</b> — Time segments within the bit time fix the number of clock cycles per bit time and the location of the sample point (see Figure 12-43). Time segment 1 (TSEG1) values are programmable as shown in Table 12-8.

<sup>1</sup> In this case, PHASE\_SEG1 must be at least 2 time quanta (Tq).



Chapter 12 Freescale's Controller Area Network (S08MSCANV1)



#### Figure 12-41. 8-bit Maskable Identifier Acceptance Filters

MSCAN filter uses three sets of registers to provide the filter configuration. Firstly, the CANIDAC register determines the configuration of the banks into filter sizes and number of filters. Secondly, registers CANIDMR0/1/2/3 determine those bits on which the filter will operate by placing a '0' at the appropriate



#### Chapter 12 Freescale's Controller Area Network (S08MSCANV1)

The MSCAN is able to leave sleep mode (wake up) only when:

- CAN bus activity occurs and WUPE = 1 or
- the CPU clears the SLPRQ bit

### NOTE

The CPU cannot clear the SLPRQ bit before sleep mode (SLPRQ = 1 and SLPAK = 1) is active.

After wake-up, the MSCAN waits for 11 consecutive recessive bits to synchronize to the CAN bus. As a consequence, if the MSCAN is woken-up by a CAN frame, this frame is not received.

The receive message buffers (RxFG and RxBG) contain messages if they were received before sleep mode was entered. All pending actions will be executed upon wake-up; copying of RxBG into RxFG, message aborts and message transmissions. If the MSCAN remains in bus-off state after sleep mode was exited, it continues counting the 128 occurrences of 11 consecutive recessive bits.



Figure 12-45. Simplified State Transitions for Entering/Leaving Sleep Mode



**Chapter 17 Development Support** 

### 17.4.1.1 BDC Status and Control Register (BDCSCR)

This register can be read or written by serial BDC commands (READ\_STATUS and WRITE\_CONTROL) but is not accessible to user programs because it is not located in the normal memory map of the MCU.



= Unimplemented or Reserved

#### Figure 17-5. BDC Status and Control Register (BDCSCR)

#### Table 17-2. BDCSCR Register Field Descriptions

Field	Description
7 ENBDM	<ul> <li>Enable BDM (Permit Active Background Mode) — Typically, this bit is written to 1 by the debug host shortly after the beginning of a debug session or whenever the debug host resets the target and remains 1 until a normal reset clears it.</li> <li>0 BDM cannot be made active (non-intrusive commands still allowed)</li> <li>1 BDM can be made active to allow active background mode commands</li> </ul>
6 BDMACT	<ul> <li>Background Mode Active Status — This is a read-only status bit.</li> <li>0 BDM not active (user application program running)</li> <li>1 BDM active and waiting for serial commands</li> </ul>
5 BKPTEN	<ul> <li>BDC Breakpoint Enable — If this bit is clear, the BDC breakpoint is disabled and the FTS (force tag select) control bit and BDCBKPT match register are ignored.</li> <li>0 BDC breakpoint disabled</li> <li>1 BDC breakpoint enabled</li> </ul>
4 FTS	<ul> <li>Force/Tag Select — When FTS = 1, a breakpoint is requested whenever the CPU address bus matches the BDCBKPT match register. When FTS = 0, a match between the CPU address bus and the BDCBKPT register causes the fetched opcode to be tagged. If this tagged opcode ever reaches the end of the instruction queue, the CPU enters active background mode rather than executing the tagged opcode.</li> <li>0 Tag opcode at breakpoint address and enter active background mode if CPU attempts to execute that instruction</li> <li>1 Breakpoint match forces active background mode at next instruction boundary (address need not be an opcode)</li> </ul>
3 CLKSW	Select Source for BDC Communications Clock — CLKSW defaults to 0, which selects the alternate BDC clock source.         0       Alternate BDC clock source         1       MCU bus clock



Field	Description
2 WS	<ul> <li>Wait or Stop Status — When the target CPU is in wait or stop mode, most BDC commands cannot function. However, the BACKGROUND command can be used to force the target CPU out of wait or stop and into active background mode where all BDC commands work. Whenever the host forces the target MCU into active background mode, the host should issue a READ_STATUS command to check that BDMACT = 1 before attempting other BDC commands.</li> <li>0 Target CPU is running user application code or in active background mode (was not in wait or stop mode when background became active)</li> <li>1 Target CPU is in wait or stop mode, or a BACKGROUND command was used to change from wait or stop to active background mode</li> </ul>
1 WSF	<ul> <li>Wait or Stop Failure Status — This status bit is set if a memory access command failed due to the target CPU executing a wait or stop instruction at or about the same time. The usual recovery strategy is to issue a BACKGROUND command to get out of wait or stop mode into active background mode, repeat the command that failed, then return to the user program. (Typically, the host would restore CPU registers and stack values and re-execute the wait or stop instruction.)</li> <li>0 Memory access did not conflict with a wait or stop instruction</li> <li>1 Memory access command failed because the CPU entered wait or stop mode</li> </ul>
0 DVF	<ul> <li>Data Valid Failure Status — This status bit is not used in the MC9S08DV60 Series because it does not have any slow access memory.</li> <li>0 Memory access did not conflict with a slow memory access</li> <li>1 Memory access command failed because CPU was not finished with a slow memory access</li> </ul>

### Table 17-2. BDCSCR Register Field Descriptions (continued)

### 17.4.1.2 BDC Breakpoint Match Register (BDCBKPT)

This 16-bit register holds the address for the hardware breakpoint in the BDC. The BKPTEN and FTS control bits in BDCSCR are used to enable and configure the breakpoint logic. Dedicated serial BDC commands (READ\_BKPT and WRITE\_BKPT) are used to read and write the BDCBKPT register but is not accessible to user programs because it is not located in the normal memory map of the MCU. Breakpoints are normally set while the target MCU is in active background mode before running the user application program. For additional information about setup and use of the hardware breakpoint logic in the BDC, refer to Section 17.2.4, "BDC Hardware Breakpoint."

## 17.4.2 System Background Debug Force Reset Register (SBDFR)

This register contains a single write-only control bit. A serial background mode command such as WRITE\_BYTE must be used to write to SBDFR. Attempts to write this register from a user program are ignored. Reads always return 0x00.



#### **Appendix A Electrical Characteristics**

- <sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes
- <sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

# A.10 External Oscillator (XOSC) Characteristics

#### Table A-11. Oscillator Electrical Specifications (Temperature Range = -40 to 125°C Ambient)

Num	С	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit		
		Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1							
		Low range (RANGE = 0)	f <sub>lo</sub>	32	—	38.4	kHz		
	С	High range (RANGE = 1) FEE or FBE mode $^2$	f <sub>hi-fll</sub>	1	—	5	MHz		
1		High range (RANGE = 1) PEE or PBE mode <sup>3</sup>	f <sub>hi-pll</sub>	1	—	16	MHz		
		High range (RANGE = 1, HGO = 1) BLPE mode	f <sub>hi-hgo</sub>	1	—	16	MHz		
		High range (RANGE = 1, HGO = 0) BLPE mode	f <sub>hi-lp</sub>	1	—	8	MHz		
2			C <sub>1</sub>	See crystal or resonator			or		
2			C <sub>2</sub>	manufact	urer's re	commen	dation.		
		Feedback resistor							
3	—	Low range (32 kHz to 100 kHz)	R <sub>F</sub>	_	10	—	MΩ		
		High range (1 MHz to 16 MHz)		—	1	_	MΩ		
		Series resistor							
		Low range, low gain (RANGE = 0, HGO = 0)		—	0	_			
		Low range, high gain (RANGE = 0, HGO = 1)		—	100	—			
4	—	High range, low gain (RANGE = 1, HGO = 0)	R <sub>S</sub>	—	0	—	kΩ		
		High range, high gain (RANGE = 1, HGO = 1) $\geq 8 \text{ MHz}$			0	0			
		4 MHz			0	10			
		1 MHz			0	20			
		Crystal start-up time <sup>4</sup>							
		Low range, low gain (RANGE = 0, HGO = 0)	t CSTL-LP		200	—			
5	Т	Low range, high gain (RANGE = 0, HGO = 1)	t CSTL-HGO		400	—			
		High range, low gain (RANGE = 1, HGO = $0)^5$	t CSTH-LP		5	—	ms		
		High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	<sup>t</sup> CSTH-HGO		15	—			
		Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)							
6	Т	FEE or FBE mode <sup>2</sup>		0.03125	—	5			
		PEE or PBE mode <sup>3</sup>	f <sub>extal</sub>	1		16	MHz		
		BLPE mode		0	—	40			

<sup>1</sup> Typical data was characterized at 3.0 V, 25°C or is recommended value.

<sup>2</sup> When MCG is configured for FEE or FBE mode, the input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

- <sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.
- <sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications. This data will vary based upon the crystal manufacturer and board design. The crystal should be characterized by the crystal manufacturer.

<sup>5</sup> 4 MHz crystal.



**Appendix A Electrical Characteristics** 



NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.







1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





**Appendix A Electrical Characteristics** 

## A.14.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

The maximum radiated RF emissions of the tested configuration in all orientations are less than or equal to the reported emissions levels.

Parameter	Symbol	Conditions	Frequency	f <sub>osc</sub> /f <sub>CPU</sub>	Level <sup>1</sup> (Max)	Unit
	V <sub>RE_TEM</sub>	$V_{DD} = 5$	0.15 – 50 MHz		18	dBµV
	ions -	1 <sub>A</sub> = +25°C 64 LQFP	50 – 150 MHz	16 MHz Crystal 20 MHz Bus	18	
Radiated emissions,			150 – 500 MHz		13	
electric field — Conditions -			500 – 1000 MHz		7	
			IEC Level		L	_
			SAE Level		2	_

	Table A-18.	Radiated	Emissions	for	3M05C	Mask	Set
--	-------------	----------	-----------	-----	-------	------	-----

<sup>1</sup> Data based on qualification test results.



Pin Count	Туре	Abbreviation	Designator	Document No.
64	Low Quad Flat Package	LQFP	LH	98ASS23234W
48	Low Quad Flat Package	LQFP	LF	98ASH00962A
32	Low Quad Flat Package	LQFP	LC	98ASH70029A

### Table C-2. Package Descriptions