

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	15
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1824t39at-i-st

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16LF1824T39A

							(-			
0/1	20-Pin TSSOP	A/D	Reference	Cap Sense	Comparator	SR Latch	Timers	ECCP	EUSART	MSSP	Interrupt	Modulator	dn-Iluq	Basic	RF
RA0	19	AN0	VREF- DACOUT	CPS0	C1IN+	-		-	TX ⁽¹⁾ CK ⁽¹⁾	—	IOC	-	Y	ICSPDAT ICDDAT	-
RA1	18	AN1	VREF+	CPS1	C12IN0-	SRI	-		RX ⁽¹⁾ DT ⁽¹⁾	—	IOC		Y	ICSPCLK ICDCLK	-
RA2	17	AN2	—	CPS2	C1OUT	SRQ	TOCKI	CCP3 FLT0	_	—	INT/ IOC	_	Y	—	-
RA3	4	_	—	—	_	_	T1G ⁽¹⁾	_	_	SS ⁽¹⁾	IOC	_	Y	MCLR VPP	-
RA4	3	AN3	_	CPS3	_	_	T1G ⁽¹⁾ T1OSO	P2B ⁽¹⁾	_	SDO ⁽¹⁾	IOC	_	Y	OSC2 CLKOUT CLKR	—
RA5	2	_	—	—		_	T1CKI T1OSI	CCP2 P2A ⁽¹⁾		_	IOC		Y	OSC1 CLKIN	-
RC0	16	AN4	-	CPS4	C2IN+	-	-	P1D ⁽¹⁾	-	SCL SCK	_	-	Y	—	-
RC1	15	AN5	—	CPS5	C12IN1-	—		CCP4 P1C ⁽¹⁾	-	SDA SDI	_		Y	-	-
RC2	14	AN6	—	CPS6	C12IN2-	—	_	P1D ⁽¹⁾ P2B ⁽¹⁾	_	SDO ⁽¹⁾	_	MDCIN1	Y	—	-
RC3	7	AN7	_	CPS7	C12IN3-	_	_	CCP2 ⁽¹⁾ P1C ⁽¹⁾ P2A ⁽¹⁾	_	SS ⁽¹⁾		MDMIN	Y	—	_
RC4	6		—	—	C2OUT	SRNQ	-	P1B	TX ⁽¹⁾ CK ⁽¹⁾	—	-	MDOUT	Y	—	-
RC5	5	_	—	—	_	—	_	CCP1 P1A	RX ⁽¹⁾ DT ⁽¹⁾	—	_	MDCIN2	Y	-	-
Vdd	1		—				-	_	_	—		_		Vdd	—
Vss	20	—	—	—	—	—	—	—	—	—	—	—	—	Vss	—
CTRL	9	_	_	_			—	_	—	—	_	_	_	—	CTRL
RFOUT	10	_	—	—	_	—	—	_	—	_	_	—	_	_	RFOUT
DATA	12	_	—	—	_	—	_	_	_	_	_	—	_	_	DATA
XTAL	13	—	—	_	_	_	—	_	—	—	—	—	—	—	XTAL
VDDRF	8	—	—	—	—	—	—	—	—	—	—	—	—	—	VDDRF
VSSRF	11	—	—	—	—	—	—	—	—	—	—	—	—	—	VSSRF

TABLE 1: 20-PIN ALLOCATION TABLE (PIC16LF1824T39A)

Note 1: Pin function is selectable via the APFCON0 or APFCON1 registers.

8.5.5 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 8-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

L	egend:			
R	= Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'
u	= Bit is uncha	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1	' = Bit is set		'0' = Bit is cleared	
bi	t 7	TMR1GIF: Tir	mer1 Gate Interrupt Flag bit	
		1 = Interrupt i	s pending	
		0 = Interrupt i	s not pending	
bi	t 6	ADIF: A/D Co	onverter Interrupt Flag bit	
		1 = Interrupt i	s pending	
			s not penaing	
DI	15	RCIF: USAR		
		1 = Interrupt i	s penaing s not pending	
hi	† 4		Transmit Interrunt Flag hit	
	(7	1 = Interrunt i	s nending	
		0 = Interrupt i	s not pending	
bi	t 3	SSP1IF: Synd	chronous Serial Port (MSSP)	Interrupt Flag bit
		1 = Interrupt i	s pending	
		0 = Interrupt i	s not pending	
bi	t 2	CCP1IF: CCF	P1 Interrupt Flag bit	
		1 = Interrupt i	s pending	
		0 = Interrupt i	s not pending	
bi	t 1	TMR2IF: Time	er2 to PR2 Interrupt Flag bit	
		1 = Interrupt i	s pending	
b :	+ 0		s not penuing	14
DI	ιU		er i Overtiow interrupt Flag b	IL
		$\perp = interrupt i$	s penuing s not pending	
			e not poliding	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	84
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	165
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	85
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	—	CCP2IE	86
PIE3	—	—	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	88
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	—	CCP2IF	89
PIR3	_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	90

 TABLE 8-1:
 SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented locations, read as '0'. Shaded cells are not used by interrupts.

10.0 WATCHDOG TIMER

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- · Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1ms to 256 seconds (typical)
- Multiple Reset conditions
- Operation during Sleep

FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



'1' = Bit is set

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u					
—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0					
bit 7	bit 0											
Legend:												
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	as '0'						
u = Bit is unchanged x = Bit is unknown				-n/n = Value at POR and BOR/Value at all other Resets								

REGISTER 12-5: LATA: PORTA DATA LATCH REGISTER

bit 7-6	Unimplemented: Read as '0
bit 5-4	LATA<5:4>: RA<5:4> Output Latch Value bits ⁽¹⁾
bit 3	Unimplemented: Read as '0
1.10.0	1 1 1 1 1 1 1 1

bit 2-0 LATA<2:0>: RA<2:0> Output Latch Value bits⁽¹⁾

REGISTER 12-6: ANSELA: PORTA ANALOG SELECT REGISTER

'0' = Bit is cleared

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	 ANSA4: Analog Select between Analog or Digital Function on pins RA4, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
bit 3	Unimplemented: Read as '0'
bit 2-0	 ANSA<2:0>: Analog Select between Analog or Digital Function on pins RA<2:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
Note 1:	When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-13:	WPUC: WEAK PULL-UP PORTC REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
—	—	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0		
bit 7				·			bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is			nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						

bit 7-6	Unimplemented: Read as '0'
bit 5-0	WPUC<5:0>: Weak Pull-up Register bits ⁽¹⁾
	1 = Pull-up enabled
	0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

REGISTER 12-14: INLVLC: PORTC INPUT LEVEL CONTROL REGISTER

U-0 ⁽¹⁾	U-0 ⁽¹⁾	R/W-0/0 ⁽¹⁾					
—	—	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-0	INLVLC<5:0>: PORTC Input Level Select bits
	For RC<7:0> pins, respectively
	1 = ST input used for PORT reads and interrupt-on-change
	0 = TTL input used for PORT reads and interrupt-on-change

Note 1: Reset default value.

TABLE 12-3:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTC
TABLE 12-3:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTO

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	—	-	—	-	ANSC3	ANSC2	ANSC1	ANSC0	124
INLVLC	—	-	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	125
LATC	—	-	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	124
PORTC	—		RC5	RC4	RC3	RC2	RC1	RC0	123
TRISC	—	-	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	123
WPUC	—	_	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	125

Legend: x = unknown, u = unchanged, - = unimplemented locations, read as '0'. Shaded cells are not used by PORTC.

© 2012-2014 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	—	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	138
ADCON1	ADFM		ADCS<2:0>			ADNREF	ADPRE	F<1:0>	139
ADRESH	A/D Result Re	egister High							140, 154
ADRESL	A/D Result Re	egister Low							140, 154
ANSELA	—	_	—	ANSA4	—	ANSA2	ANSA1	ANSA0	118
ANSELC	—	-			ANSC3	ANSC2	ANSC1	ANSC0	124
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	119
INLVLC	—	_	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	125
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	84
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	88
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	123
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R<1:0>	ADFVI	R<1:0>	130
DACCON0	DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	_	DACNSS	148
DACCON1	—	—	_			DACR<4:0>			148

TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

19.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- · Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- Programmable and fixed voltage reference

19.1 Comparator Overview

A single comparator is shown in Figure 19-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.



FIGURE 19-2: COMPARATOR MODULE SIMPLIFIED BLOCK DIAGRAM



19.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See **Section 31.0 "Electrical Specifications"** for more information.

19.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 21.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

19.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagrams (Figure 19-2 and Figure 19-2) and the Timer1 Block Diagram (Figure 20-1) for more information.

19.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

```
Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.
```

19.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN+ analog pin
- DAC_output
- DAC FVR Buffer2
- · Vss (Ground)

See **Section 14.0 "Fixed Voltage Reference (FVR)"** for more information on the Fixed Voltage Reference module.

See Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

FIGURE 21-5:	TIMER1 GATE SINGLE-PU	JLSE MODE
TMR1GE		
T1GPOL		
T1GSPM		
T1GG <u>O/</u> DONE	✓ Set by software Counting enabled on	Cleared by hardware on falling edge of T1GVAL
T1G_IN	rising edge of T1G	
тіскі		
T1GV <u>AL</u>	 	
Timer1	N	N + 1 N + 2
TMR1GIF	Cleared by software	Set by hardware on falling edge of T1GVAL

PIC16LF1824T39A



25.6 I²C Master Mode

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSP1CON1 register and by setting the SSP1EN bit. In Master mode, the SCL and SDA lines are set as inputs and are manipulated by the MSSP1 hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP1 module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP1 Interrupt Flag bit, SSP1IF, to be set (SSP1 interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
 - Note 1: The MSSP1 module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSP1BUF register to initiate transmission before the Start condition is complete. In this case, the SSP1BUF will not be written to and the WCOL bit will be set, indicating that a write to the SSP1BUF did not occur
 - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

25.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See **Section 25.7 "Baud Rate Generator"** for more detail.





FIGURE 25-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



26.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 26-3 contains the formulas for determining the baud rate. Example 26-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 26-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 26-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = $\frac{Fosc}{64([SPBRGH:SPBRGL] + 1)}$

Solving for SPBRGH:SPBRGL:

C

$X = \frac{FOSC}{\frac{Desired Baud Rate}{64} - 1}$
$=\frac{\frac{16000000}{9600}}{64}-1$
= [25.042] = 25
alculated Baud Rate = $\frac{16000000}{64(25+1)}$
= 9615
Error = $\frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$
$= \frac{(9615 - 9600)}{9600} = 0.16\%$

27.4 **Current Ranges**

The Capacitive Sensing Oscillator can operate within several different current ranges, depending on the voltage reference mode and current range selections. Within each of the two voltage reference modes there are four current ranges.

Selection between the voltage reference modes is controlled by the CPSRM bit of the CPSCON0 register. Clearing this bit selects the fixed voltage references provided by the capacitive sensing oscillator module. Setting this bit selects the variable voltage references supplied by the Fixed Voltage Reference (FVR) module and the Digital-to-Analog Converter (DAC) module. See Section 27.3 "Voltage Reference Modes" for more information on configuring the voltage references. Selecting the current range within the voltage reference mode is controlled by configuring the CPSRNG<1:0> bits in the CPSCON0 register. See Table 27-1 for proper current mode selection.

TABLE 27-1: CURRENT MODE SELECTION

The Noise Detection mode is unique in that it disables the constant current source associated with the selected input pin, but leaves the rest of the oscillator circuitry and pin structure active. This eliminates the oscillation frequency on the analog pin and greatly reduces the current consumed by the oscillator module. When noise is introduced onto the pin, the oscillator is driven at the frequency determined by the noise. This produces a detectable signal at the comparator stage, indicating the presence of activity on the pin. Figure 27-2 shows a more detailed drawing of the constant current sources and comparators associated with the oscillator and input pin.

CPSRM	Voltage Reference Mode	CPSRNG<1:0>	Current Range	Nominal Current ⁽¹⁾
-		00	Off	0.0 μA
0	Fixed	01	Low	0.1 μA
		10	Medium	1.2 μA
		11	High	18 μA
1	Variable	00	Noise Detection	0.0 μA
		01	Low	9 μA
		10	Medium	30 μA
		11	High	100 μA

Note 1: See Section 31.0 "Electrical Specifications" for more information.

29.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC16LF1824T39A device to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. $\overline{\text{MCLR}}$ is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.

If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 7.3 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

29.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6 pin, 6 connector) configuration. See Figure 29-2.

FIGURE 29-2: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 29-3.

FIGURE 29-3: PICkit[™] STYLE CONNECTOR INTERFACE



PIC16LF1824T39A

RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.



SUBLW	Subtract W from literal				
Syntax:	[label] St	JBLW k			
Operands:	$0 \leq k \leq 255$				
Operation:	$k - (W) \rightarrow (W)$				
Status Affected:	C, DC, Z				
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.				
	C = 0	W > k			
	C = 1	$W \le k$			
	DC = 0	W<3:0> > k<3:0>			

DC = 1

 $W<3:0> \le k<3:0>$

SLEEP	Enter Sleep mode		
Syntax:	[label] SLEEP		
Operands:	None		
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT}, \\ 0 \rightarrow \text{WDT prescaler}, \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$		
Status Affected:	TO, PD		
Description:	The power-down Status bit, PD is cleared. Time-out Status bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.		

SUBWF	Subtract W	from f		
Syntax:	[label] SU	IBWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	(f) - (W) \rightarrow (destination)			
Status Affected:	C, DC, Z			
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.			
	C = 0	W > f		
	C = 1	$W \leq f$		
	DC = 0	W<3:0> > f<3:0>		
	DC = 1	W<3:0> ≤ f<3:0>		

SUBWFB	Subtract W from f with Borrow				
Syntax:	SUBWFB f {,d}				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$				
Status Affected:	C, DC, Z				
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.				

TABLE 31-20: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions		
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK \downarrow (DT hold time)	10		ns			
US126	TCKL2DTL	Data-hold after CK \downarrow (DT hold time)	15		ns			

FIGURE 31-15: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)











© 2012-2014 Microchip Technology Inc.