



#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

| Product Status                  | Obsolete   |
|---------------------------------|--|
| Core Processor                  | PowerPC e500   |
| Number of Cores/Bus Width       | 1 Core, 32-Bit   |
| Speed                           | 600MHz   |
| Co-Processors/DSP               | -  |
| RAM Controllers                 | DDR2, DDR3   |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | 10/100/1000Mbps (2)  |
| SATA                            | SATA 3Gbps (1)   |
| USB                             | USB 2.0 (2)  |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V   |
| Operating Temperature           | 0°C ~ 90°C (TA)  |
| Security Features               | -  |
| Package / Case                  | 783-BBGA, FCBGA  |
| Supplier Device Package         | 783-FCPBGA (29x29)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8535avtakga |
|                                 |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|              |                  |                  |                     |                                |                        |                             | DET                         | AIL D               |                     |                             |                             |                     |                     | 7                    | 2  |
|--------------|------------------|------------------|---------------------|--------------------------------|------------------------|-----------------------------|-----------------------------|---------------------|---------------------|-----------------------------|-----------------------------|---------------------|---------------------|----------------------|----|
|              | GND              | VDD_<br>CORE     | GND                 | SENSE-<br>VDD_<br>CORE         | CLK_<br>OUT            | PCI1_REQ<br>[3]/GPIO<br>[0] | PCI1_GNT<br>[3]/GPIO<br>[2] | PCI1_<br>AD<br>[31] | PCI1_<br>AD<br>[28] | GND                         | PCI1_REQ<br>[4]/GPIO<br>[1] | RTC                 | HRESET_<br>REQ      | IIC2_<br>SCL         | 15 |
|              | VDD_<br>CORE     | GND              | VDD_<br>CORE        | SENSE-<br>VSS                  | PCI1_<br>REQ<br>[1]    | PCI1_<br>GNT<br>[1]         | PCI1_<br>REQ<br>[0]         | OV <sub>DD</sub>    | PCI1_<br>AD<br>[26] | OV <sub>DD</sub>            | PCI1_<br>IDSEL              | IRQ<br>[5]          | HRESET              | AVDD_<br>CORE        | 16 |
|              | GND              | VDD_<br>PLAT     | GND                 | VDD_<br>PLAT                   | SENSE-<br>VDD_<br>PLAT | PCI1_<br>AD<br>[30]         | PCI1_<br>AD<br>[29]         | PCI1_<br>AD<br>[27] |                     | PCI1_<br>AD<br>[24]         | PCI1_<br>AD<br>[23]         | IRQ<br>[1]          | IRQ<br>[4]          | CKSTP_<br>OUT        | 17 |
|              | VDD_<br>PLAT     | GND              | VDD_<br>PLAT        | GND                            | PCI1_<br>GNT<br>[0]    | OV <sub>DD</sub>            | PCI1_<br>AD<br>[25]         | PCI1_<br>AD<br>[22] | OV <sub>DD</sub>    | PCI1_<br><u>C_BE</u><br>[3] | PCI1_<br>AD<br>[20]         | PCI1_<br>AD<br>[18] | CKSTP_<br>IN        | AVDD_<br>PLAT        | 18 |
|              | GND              | VDD_<br>PLAT     | GND                 | TRIG_<br>OUT/READY<br>/QUIESCE | TRIG_IN                | IRQ<br>[7]                  | GND                         | PCI1_<br>AD<br>[21] | PCI1_<br>AD<br>[19] | GND                         | PCI1_<br>AD<br>[17]         | IRQ<br>[3]          | SRESET              | AVDD_<br>DDR         | 19 |
|              | SD1_TX<br>[3]    | xv <sub>DD</sub> | SD1_TX<br>[4]       | XGND                           | SD1_TX<br>[6]          | xv <sub>DD</sub>            | L2_<br>TSTCLK               | PCI1_<br>IRDY       | PCI1_<br>AD<br>[16] | PCI1_<br>C_BE<br>[2]        | PCI1_<br>FRAME              | OV <sub>DD</sub>    | ASLEEP              | AVDD_<br>PCI1        | 20 |
|              | SD1_TX<br>[3]    | XGND             | SD1_TX<br>[4]       | xv <sub>DD</sub>               | SD1_TX<br>[6]          | XGND                        | L1_<br>TSTCLK               | PCI1_<br>PERR       | PCI1_<br>DEVSEL     | PCI1_<br>STOP               | GND                         | PCI1_<br>TRDY       | IIC1_<br>SCL        | TRST                 | 21 |
|              | XV <sub>DD</sub> | Rsvd             | XGND                | SD1_TX<br>[5]                  | XV <sub>DD</sub>       | SD1_TX<br>[7]               | IRQ<br>[6]                  | IRQ<br>[8]          | PCI1_<br>PAR        | PCI1_<br>C_BE<br>[1]        | OV <sub>DD</sub>            | PCI1_<br>SERR       | IRQ<br>[0]          | IIC1_<br>SDA         | 22 |
|              | XGND             | Rsvd             | xv <sub>DD</sub>    | SD1_TX<br>[5]                  | XGND                   | SD1_TX<br>[7]               | xv <sub>DD</sub>            | IRQ<br>[2]          | PCI1_<br>AD<br>[13] | GND                         | PCI1_<br>AD<br>[14]         | PCI1_<br>AD<br>[15] | GND                 | PCI1_<br>AD<br>[11]  | 23 |
|              | sv <sub>DD</sub> | sv <sub>DD</sub> | SGND                | SGND                           | SV <sub>DD</sub>       | sv <sub>DD</sub>            | SGND                        | SGND                | PCI1_<br>AD<br>[5]  | PCI1_<br>AD<br>[7]          | PCI1_<br>AD<br>[9]          | OV <sub>DD</sub>    | PCI1_<br>AD<br>[10] | PCI1_<br>AD<br>[12]  | 24 |
|              | SGND             | SD1_RX<br>[3]    | sv <sub>DD</sub>    | NC                             | SGND                   | SD1_RX<br>[4]               | SV <sub>DD</sub>            | SD1_RX<br>[6]       | LSSD_<br>MODE       | OV <sub>DD</sub>            | PCI1_<br>AD<br>[1]          | PCI1_<br>AD<br>[4]  | PCI1_<br>AD<br>[8]  | PCI1_<br>C_BE<br>[0] | 25 |
|              | sv <sub>DD</sub> | SD1_RX<br>[3]    | SGND                | SD1_<br>PLL_<br>TPA            | sv <sub>DD</sub>       | SD1_RX<br>[4]               | SGND                        | SD1_RX<br>[6]       | POWER_<br>OK        | PCI1_<br>AD<br>[0]          | GND                         | PCI1_<br>AD<br>[2]  | PCI1_<br>AD<br>[3]  | PCI1_<br>CLK         | 26 |
|              | SD1_RX<br>[2]    | sv <sub>DD</sub> | SD1_<br>REF_<br>CLK | AGND_<br>SRDS                  | NC                     | sv <sub>DD</sub>            | SD1_RX<br>[5]               | SGND                | SD1_RX<br>[7]       | SV <sub>DD</sub>            | POWER_<br>EN                | OV <sub>DD</sub>    | PCI1_<br>AD<br>[6]  | TMS                  | 27 |
| N            | SD1_RX<br>[2]    | SGND             | SD1_<br>REF_<br>CLK | SD1_<br>PLL_<br>TPD            | AVDD_<br>SRDS          | SGND                        | SD1_RX<br>[5]               | SV <sub>DD</sub>    | SD1_RX<br>[7]       | SGND                        | SD1_<br>IMP_CAL<br>_TX      | TDO                 | тск                 | TDI                  | 28 |
| ' <i>\</i> _ | R                | Т                | U                   | V                              | W                      | Y                           | AA                          | AB                  | AC                  | AD                          | AE                          | AF                  | AG                  | AH                   | -  |

Figure 6. Chip Pin Map Detail D

| Table   | 1.  | Pinout | Listina | (continued) |
|---------|-----|--------|---------|-------------|
| I GINIO | ••• | 1 mout | Lioung  | (continuou) |

| Signal   | Signal Name                    | Package Pin Number                                  | Pin Type | Power<br>Supply  | Notes  |  |  |  |  |  |
|--|--------------------------------|---|----------|------------------|--------|--|--|--|--|--|
| Programmable Interrupt Controller                    |                                |   |          |                  |        |  |  |  |  |  |
| MCP  | Machine check processor        | Y14   | I        | OV <sub>DD</sub> | —      |  |  |  |  |  |
| UDE  | Unconditional debug event      | AB14  | I        | OV <sub>DD</sub> |        |  |  |  |  |  |
| IRQ[0:8]   | External interrupts            | AG22,AF17,AB23,<br>AF19,AG17,AF16,<br>AA22,Y19,AB22 | I        | OV <sub>DD</sub> | _      |  |  |  |  |  |
| IRQ[9]/DMA_DREQ[3]                                   | External interrupt/DMA request | AE13  | I        | OV <sub>DD</sub> | 1      |  |  |  |  |  |
| IRQ[10]/DMA_DACK[3]                                  | External interrupt/DMA Ack     | AD13  | I/O      | OV <sub>DD</sub> | 1      |  |  |  |  |  |
| IRQ[11]/DMA_DDONE[3]                                 | External interrupt/DMA done    | AD14  | I/O      | OV <sub>DD</sub> | 1      |  |  |  |  |  |
| IRQ_OUT  | Interrupt output               | AC17  | 0        | OV <sub>DD</sub> | 2,4    |  |  |  |  |  |
| Ethernet Management Interface                        |                                |   |          |                  |        |  |  |  |  |  |
| EC_MDC   | Management data clock          | Y10   | 0        | OV <sub>DD</sub> | 5,9,22 |  |  |  |  |  |
| EC_MDIO  | Management data In/Out         | Y11   | I/O      | OV <sub>DD</sub> | —      |  |  |  |  |  |
| Gigabit Reference Clock                              |                                |   |          |                  |        |  |  |  |  |  |
| EC_GTX_CLK125  | Reference clock                | AA6   | I        | LV <sub>DD</sub> | 31     |  |  |  |  |  |
| Three-Speed Ethernet Controller (Gigabit Ethernet 1) |                                |   |          |                  |        |  |  |  |  |  |
| TSEC1_TXD[7:0]                                       | Transmit data                  | AA8,AA5,Y8,Y5,W3,<br>W5,W4,W6                       | 0        | LV <sub>DD</sub> | 5,9,22 |  |  |  |  |  |
| TSEC1_TX_EN  | Transmit Enable                | W1  | 0        | LV <sub>DD</sub> | 23     |  |  |  |  |  |
| TSEC1_TX_ER  | Transmit Error                 | AB5   | 0        | LV <sub>DD</sub> | 5,9    |  |  |  |  |  |
| TSEC1_TX_CLK   | Transmit clock In              | AB4   | I        | LV <sub>DD</sub> | —      |  |  |  |  |  |
| TSEC1_GTX_CLK  | Transmit clock Out             | W2  | 0        | LV <sub>DD</sub> |        |  |  |  |  |  |
| TSEC1_CRS  | Carrier sense                  | AA9   | I/O      | LV <sub>DD</sub> | 17     |  |  |  |  |  |
| TSEC1_COL  | Collision detect               | AB6   | I        | LV <sub>DD</sub> | —      |  |  |  |  |  |
| TSEC1_RXD[7:0]                                       | Receive data                   | AB3,AB7,AB8,Y6,AA2,<br>Y3,Y1,Y2                     | I        | LV <sub>DD</sub> | —      |  |  |  |  |  |
| TSEC1_RX_DV  | Receive data valid             | AA1   | I        | LV <sub>DD</sub> | —      |  |  |  |  |  |
| TSEC1_RX_ER  | Receive data error             | Y9  | I        | LV <sub>DD</sub> | —      |  |  |  |  |  |
| TSEC1_RX_CLK   | Receive clock                  | ААЗ   | I        | LV <sub>DD</sub> |        |  |  |  |  |  |
|  | Three-Speed Ethernet Co        | ntroller (Gigabit Etherne                           | et 3)    |                  |        |  |  |  |  |  |
| TSEC3_TXD[7:0]                                       | Transmit data                  | T12,V8,U8,V9,T8,T7,<br>T5,T6                        | 0        | TV <sub>DD</sub> | 5,9,22 |  |  |  |  |  |
| TSEC3_TX_EN  | Transmit Enable                | V5  | 0        | TV <sub>DD</sub> | 23     |  |  |  |  |  |
| TSEC3_TX_ER  | Transmit Error                 | U9  | 0        | TV <sub>DD</sub> | 5,9    |  |  |  |  |  |

| Signal                         | Signal Name                               | Package Pin Number            | Pin Type | Power<br>Supply  | Notes  |
|--------------------------------|---|-------------------------------|----------|------------------|--------|
| TSEC3_TX_CLK                   | Transmit clock In                         | U10                           | I        | TV <sub>DD</sub> | _      |
| TSEC3_GTX_CLK                  | Transmit clock Out                        | U5                            | 0        | TV <sub>DD</sub> | —      |
| TSEC3_CRS                      | Carrier sense                             | T10                           | I/O      | TV <sub>DD</sub> | 17     |
| TSEC3_COL                      | Collision detect                          | Т9                            | I        | TV <sub>DD</sub> | _      |
| TSEC3_RXD[7:0]                 | Receive data                              | U12,U13,U6,V6,V1,U3,<br>U2,V3 | I        | TV <sub>DD</sub> | —      |
| TSEC3_RX_DV                    | Receive data valid                        | V2                            | I        | TV <sub>DD</sub> | _      |
| TSEC3_RX_ER                    | Receive data error                        | T4                            | I        | TV <sub>DD</sub> |        |
| TSEC3_RX_CLK                   | Receive clock                             | U1                            | ļ        | TV <sub>DD</sub> |        |
|                                | IEEI                                      | E 1588                        |          |                  |        |
| TSEC_1588_CLK                  | Clock In                                  | W9                            | I        | LV <sub>DD</sub> | 29     |
| TSEC_1588_TRIG_IN[0:1]         | Trigger In                                | W8,W7                         | I        | LV <sub>DD</sub> | 29     |
| TSEC_1588_TRIG_OUT[0:1]        | Trigger Out                               | U11,W10                       | 0        | LV <sub>DD</sub> | 5,9,29 |
| TSEC_1588_CLK_OUT              | Clock Out                                 | V10                           | 0        | LV <sub>DD</sub> | 5,9,29 |
| TSEC_1588_PULSE_OUT1           | Pulse Out1                                | V11                           | 0        | LV <sub>DD</sub> | 5,9,29 |
| TSEC_1588_PULSE_OUT2           | Pulse Out2                                | T11                           | 0        | LV <sub>DD</sub> | 5,9,29 |
|                                | eS  | DHC                           |          |                  | •      |
| SDHC_CMD                       | Command line                              | AH10                          | I/O      | OV <sub>DD</sub> | 29     |
| SDHC_CD/GPIO[4]                | Card detection                            | AH11                          | I        | OV <sub>DD</sub> | _      |
| SDHC_DAT[0:3]                  | Data line                                 | AG12,AH12,AH13,<br>AG11       | I/O      | OV <sub>DD</sub> | 29     |
| SDHC_DAT[4:7] /<br>SPI_CS[0:3] | 8-bit MMC Data line / SPI chip select     | AE8,AC10,AF9,AA10             | I/O      | OV <sub>DD</sub> | 29     |
| SDHC_CLK                       | SD/MMC/SDIO clock                         | AG13                          | I/O      | OV <sub>DD</sub> | 29     |
| SDHC_WP/GPIO[5]                | Card write protection                     | AG10                          | I        | OV <sub>DD</sub> | 1, 32  |
|                                | е   | SPI                           |          |                  | L      |
| SPI_MOSI                       | Master Out Slave In                       | AF8                           | I/O      | OV <sub>DD</sub> | 29     |
| SPI_MISO                       | Master In Slave Out                       | AD9                           | I        | OV <sub>DD</sub> | 29     |
| SPI_CLK                        | eSPI clock                                | AD8                           | I/O      | OV <sub>DD</sub> | 29     |
| SPI_CS[0:3] /<br>SDHC_DAT[4:7] | eSPI chip select / SDHC 8-bit<br>MMC data | AE8,AC10,AF9,AA10             | I/O      | OV <sub>DD</sub> | 29     |
|                                | DL  | JART                          | -        | -                |        |
| UART_CTS[0:1]                  | Clear to send                             | AE11,Y12                      | I        | OV <sub>DD</sub> | 29     |
| UART_RTS[0:1]                  | Ready to send                             | AB12,AD12                     | 0        | OV <sub>DD</sub> | 29     |
| UART_SIN[0:1]                  | Receive data                              | AC12,AF12                     | I        | OV <sub>DD</sub> | 29     |

#### Table 1. Pinout Listing (continued)

| Table 1. Fillout Listing (continued) |
|--------------------------------------|
|--------------------------------------|

| Signal                         | Signal Name                 | Package Pin Number | Pin Type | Power<br>Supply  | Notes  |  |  |  |  |
|--------------------------------|-----------------------------|--------------------|----------|------------------|--------|--|--|--|--|
| General-Purpose Input/Output   |                             |                    |          |                  |        |  |  |  |  |
| GPIO[0:1]/PCI1_REQ[3:4]        | GPIO/PCI request            | Y15,AE15           | I/O      | OV <sub>DD</sub> |        |  |  |  |  |
| GPIO[2:3]/PCI1_GNT[3:4]        | GPIO/PCI grant              | AA15,AC14          | I/O      | OV <sub>DD</sub> |        |  |  |  |  |
| GPIO[4]/SDHC_CD                | GPIO/SDHC card detection    | AH11               | I/O      | OV <sub>DD</sub> | —      |  |  |  |  |
| GPIO[5]/SDHC_WP                | GPIO/SDHC write protection  | AG10               | I/O      | OV <sub>DD</sub> | 32     |  |  |  |  |
| GPIO[6]/USB1_PCTL0             | GPIO/USB1 PCTL0             | AC3                | I/O      | OV <sub>DD</sub> |        |  |  |  |  |
| GPIO[7]/USB1_PCTL1             | GPIO/USB1 PCTL1             | AC4                | I/O      | OV <sub>DD</sub> |        |  |  |  |  |
| GPIO[8]/USB2_PCTL0             | GPIO/USB2 PCTL0             | AG9                | I/O      | OV <sub>DD</sub> |        |  |  |  |  |
| GPIO[9]/USB2_PCTL1             | GPIO/USB2 PCTL1             | AC9                | I/O      | OV <sub>DD</sub> |        |  |  |  |  |
| GPIO[10:11]<br>/DMA_DACK[0:1]  | GPIO/DMA Ack                | AD6,AE10           | I/O      | OV <sub>DD</sub> |        |  |  |  |  |
| GPIO[12:13]<br>/DMA_DDONE[0:1] | GPIO/DMA done               | AA11,AB11          | I/O      | OV <sub>DD</sub> | _      |  |  |  |  |
| GPIO[14:15]<br>/DMA_DREQ[0:1]  | GPIO/DMA request            | AB10,AD11          | I/O      | OV <sub>DD</sub> |        |  |  |  |  |
| System Control                 |                             |                    |          |                  |        |  |  |  |  |
| HRESET                         | Hard reset                  | AG16               | I        | OV <sub>DD</sub> | —      |  |  |  |  |
| HRESET_REQ                     | Hard reset - request        | AG15               | 0        | $OV_{DD}$        | 22     |  |  |  |  |
| SRESET                         | Soft reset                  | AG19               | I        | OV <sub>DD</sub> | —      |  |  |  |  |
| CKSTP_IN                       | CheckStop in                | AG18               | I        | OV <sub>DD</sub> | —      |  |  |  |  |
| CKSTP_OUT                      | CheckStop Output            | AH17               | 0        | OV <sub>DD</sub> | 2,4    |  |  |  |  |
|                                | De                          | bug                |          |                  |        |  |  |  |  |
| TRIG_IN                        | Trigger in                  | W19                | I        | OV <sub>DD</sub> |        |  |  |  |  |
| TRIG_OUT/READY<br>/QUIESCE     | Trigger out/Ready/Quiesce   | V19                | 0        | OV <sub>DD</sub> | 22     |  |  |  |  |
| MSRCID[0:1]                    | Memory debug source port ID | W12,W13            | 0        | $OV_{DD}$        | 6,9    |  |  |  |  |
| MSRCID[2:4]                    | Memory debug source port ID | V12, W14,W11       | 0        | $OV_{DD}$        | 6,9,22 |  |  |  |  |
| MDVAL                          | Memory debug data valid     | V13                | 0        | $OV_{DD}$        | 6,22   |  |  |  |  |
| CLK_OUT                        | Clock Out                   | W15                | 0        | OV <sub>DD</sub> | 11     |  |  |  |  |
|                                | CI                          | ock                |          |                  |        |  |  |  |  |
| RTC                            | Real time clock             | AF15               | I        | OV <sub>DD</sub> |        |  |  |  |  |
| SYSCLK                         | System clock / PCI clock    | AH14               | I        | OV <sub>DD</sub> |        |  |  |  |  |
| DDRCLK                         | DDR clock                   | AC13               | I        | OV <sub>DD</sub> | 30     |  |  |  |  |
| JTAG                           |                             |                    |          |                  |        |  |  |  |  |

#### Table 1. Pinout Listing (continued)

| Signal | Signal Name | Package Pin Number | Pin Type | Power<br>Supply | Notes |
|--------|-------------|--------------------|----------|-----------------|-------|
|--------|-------------|--------------------|----------|-----------------|-------|

#### Notes:

- 1. All multiplexed signals may be listed only once and may not re-occur.
- 2. Recommend a weak pull-up resistor (2–10 K $\Omega$ ) be placed on this pin to OV<sub>DD</sub>.
- 3. This pin must always be pulled-high.
- 4. This pin is an open drain signal.
- 5. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pullup or active driver is needed.
- 6. Treat these pins as no connects (NC) unless using debug address functionality.
- The value of LA[28:31] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See Section 22.2, "CCB/SYSCLK PLL Ratio."
- 8. The value of LALE, LGPL2 and LBCTL at reset set the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See the Section 22.3, "e500 Core PLL Ratio."
- 9. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin will therefore be described as an I/O for boundary scan.
- 10.For proper state of these signals during reset, UART\_SOUT[1] must be pulled down to GND through a resistor. UART\_SOUT[0] can be pulled up or left without a resistor. However, if there is any device on the net which might pull down the value of the net at reset, then a pullup is needed on UART\_SOUT[0].
- 11. This output is actively driven during reset rather than being three-stated during reset.
- 12. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 13. These pins are connected to the V<sub>DD\_CORE</sub>/V<sub>DD\_PLAT</sub>/GND planes internally and may be used by the core power supply to improve tracking and regulation.
- 15. These pins have other manufacturing or debug test functions. It's recommended to add both pull-up resistor pads to OVDD and pull-down resistor pads to GND on board to support future debug testing when needed.
- 16. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
- 17. This pin is only an output in FIFO mode when used as Rx Flow Control.
- 18. Do not connect.
- 19.These must be pulled up (100  $\Omega$  1 k $\Omega$ ) to OVDD.
- 20. Independent supplies derived from board VDD.
- 21. Recommend a pull-up resistor (1 K $\Omega$ ) be placed on this pin to OV<sub>DD</sub>.
- 22. The following pins must NOT be pulled down during power-on reset: MDVAL, UART\_SOUT[0], EC\_MDC, TSEC1\_TXD[3], TSEC3\_TXD[7], HRESET\_REQ, TRIG\_OUT/READY/QUIESCE, MSRCID[2:4], ASLEEP.
- 23. This pin requires an external 4.7-kΩ pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
- 24. General-Purpose POR configuration of user system.

| Power Mode        | Core<br>Frequen<br>cy | CCB<br>Frequen<br>cy | DDR<br>Frequen<br>cy | V <sub>DD</sub><br>Platfor<br>m | V <sub>DD</sub><br>Core | Junction<br>Tempera<br>ture | Core              | Power   | Platform          | ı Power <sup>9</sup> | Notes   |
|-------------------|-----------------------|----------------------|----------------------|---------------------------------|-------------------------|-----------------------------|-------------------|---------|-------------------|----------------------|---------|
|                   | (MHz)                 | (MHz)                | (MHz)                | (V)                             | (V)                     | (°C)                        | mean <sup>7</sup> | Мах     | mean <sup>7</sup> | Мах                  |         |
| Maximum (A)       | 1050                  | 500                  | 500                  |                                 |                         | 105                         |                   | 5.3/4.4 |                   | 5.0/4.0              | 1, 3, 8 |
| Thermal (W)       | 1250                  | 500                  | 500                  | 1.0                             | 1.0                     | / 90                        |                   | 4.4/3.6 |                   | 5.0/4.0              | 1, 4, 8 |
| Typical (W)       |                       |                      |                      |                                 |                         | 65                          | 2.2               |         | 1.7               |                      | 1       |
| Doze (W)          |                       |                      |                      |                                 |                         |                             | 1.6               | 2.4     | 1.5               | 2.1                  | 1       |
| Nap (W)           |                       |                      |                      |                                 |                         |                             | 0.8               | 1.6     | 1.5               | 2.1                  | 1       |
| Sleep (W)         |                       |                      |                      |                                 |                         |                             | 0.8               | 1.6     | 1.1               | 1.7                  | 1       |
| Deep Sleep<br>(W) |                       |                      |                      |                                 |                         | 35                          | 0                 | 0       | 0.6               | 1.2                  | 1, 6    |

#### Table 5. Power Dissipation (continued)<sup>5</sup>

#### Notes:

1. These values specify the power consumption at nominal voltage and apply to all valid processor bus frequencies and configurations. The values do not include power dissipation for I/O supplies.

- Typical power is an average value measured at the nominal recommended core voltage (V<sub>DD</sub>) and 65°C junction temperature (see Table 3) while running the Dhrystone benchmark.
- 3. Maximum power is the maximum power measured with the worst process and recommended core and platform voltage (V<sub>DD</sub>) at maximum operating junction temperature (see Table 3) while running a smoke test which includes an entirely L1-cache-resident, contrived sequence of instructions which keep the execution unit maximally busy.
- 4. Thermal power is the maximum power measured with worst case process and recommended core and platform voltage (V<sub>DD</sub>) at maximum operating junction temperature (see Table 3) while running the Dhrystone benchmark.
- 6. Maximum power is the maximum number measured with USB1, eTSEC1, and DDR blocks enabled. The Mean power is the mean power measured with only external interrupts enabled and DDR in self refresh.
- 7. Mean power is provided for information purposes only and is the mean power consumed by a statistically significant range of devices.
- 8. Maximum operating junction temperature (see Table 3) for Commercial Tier is 90 <sup>0</sup>C, for Industrial Tier is 105 <sup>0</sup>C.
- 9. Platform power is the power supplied to all the  $V_{DD}\ _{PLAT}$  pins.

See Section 2.23.6.1, "SYSCLK to Platform Frequency Options," for the full range of CCB frequencies that the chip supports.

#### Table 19. DDR SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions with GVDD of 1.8 V  $\pm$  5% for DDR2 or 1.5 V  $\pm$  5% for DDR3.

| Parameter         | Symbol <sup>1</sup> | Min                 | Мах                 | Unit | Notes |
|-------------------|---------------------|---------------------|---------------------|------|-------|
| <= 667 MHz        |                     | $0.9 	imes t_{MCK}$ |                     |      | 7     |
| MDQS epilogue end | t <sub>DDKHME</sub> |                     |                     | ns   | 6     |
| <= 667 MHz        |                     | $0.4 	imes t_{MCK}$ | $0.6 	imes t_{MCK}$ |      | 7     |

#### Note:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
  </sub>
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
- 4. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. This will typically be set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8536E PowerQUICC III Integrated Processor Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.
- 7. Maximum DDR2 and DDR3 frequency is 667 MHz

#### NOTE

For the ADDR/CMD setup and hold specifications in Table 19, it is assumed that the Clock Control register is set to adjust the memory clocks by 1/2 applied cycle.

## 2.10.1 MII Management DC Electrical Characteristics

The EC\_MDC and EC\_MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for EC\_MDIO and EC\_MDC are provided in the following table.

| Deverseter   | Cumhal           | Min   | Max                    | 11   |
|--|------------------|-------|------------------------|------|
| Parameter  | Symbol           | IVIIN | wax                    | Unit |
| Supply voltage (3.3 V)   | OV <sub>DD</sub> | 3.13  | 3.47                   | V    |
| Output high voltage<br>(OV <sub>DD</sub> = Min, I <sub>OH</sub> = −4.0 mA)           | V <sub>OH</sub>  | 2.40  | OV <sub>DD</sub> + 0.3 | V    |
| Output low voltage<br>(OV <sub>DD</sub> =Min, I <sub>OL</sub> = 4.0 mA)              | V <sub>OL</sub>  | GND   | 0.40                   | V    |
| Input high voltage   | V <sub>IH</sub>  | 2.0   | —                      | V    |
| Input low voltage  | V <sub>IL</sub>  | —     | 0.90                   | V    |
| Input high current<br>(OV <sub>DD</sub> = Max, V <sub>IN</sub> <sup>1</sup> = 2.1 V) | Ι <sub>ΙΗ</sub>  | —     | 40                     | μA   |
| Input low current<br>(OV <sub>DD</sub> = Max, V <sub>IN</sub> = 0.5 V)               | IIL              | -600  | _                      | μΑ   |

Table 44. MII Management DC Electrical Characteristics

Note:

1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

## 2.10.2 MII Management AC Electrical Specifications

This table provides the MII management AC timing specifications.

#### Table 45. MII Management AC Timing Specifications

At recommended operating conditions with OVDD is 3.3 V  $\pm$  5%.

| Parameter/Condition           | Symbol <sup>1</sup> | Min                            | Тур | Мах                            | Unit | Notes |
|-------------------------------|---------------------|--------------------------------|-----|--------------------------------|------|-------|
| EC_MDC frequency              | f <sub>MDC</sub>    | 0.74                           | 2.5 | 8.3                            | MHz  | 2     |
| EC_MDC period                 | t <sub>MDC</sub>    | 120                            | 400 | 1350                           | ns   |       |
| EC_MDC clock pulse width high | t <sub>MDCH</sub>   | 32                             | —   | —                              | ns   |       |
| EC_MDC to EC_MDIO delay       | t <sub>MDKHDX</sub> | (16 * t <sub>plb_clk</sub> )-3 | —   | (16 * t <sub>plb_clk</sub> )+3 | ns   | 3,5,6 |
| EC_MDIO to EC_MDC setup time  | t <sub>MDDVKH</sub> | 5                              | _   |                                | ns   |       |

## 2.11.1 USB DC Electrical Characteristics

This table provides the DC electrical characteristics for the USB interface.

| Table 46. USB DC Electrical Characteri |
|--|
|--|

| Parameter   | Symbol          | Min                    | Max             | Unit |
|---|-----------------|------------------------|-----------------|------|
| High-level input voltage                              | V <sub>IH</sub> | 2                      | $OV_{DD} + 0.3$ | V    |
| Low-level input voltage                               | V <sub>IL</sub> | -0.3                   | 0.8             | V    |
| Input current   | I <sub>IN</sub> | —                      | ±5              | μA   |
| High-level output voltage,<br>$I_{OH} = -100 \ \mu A$ | V <sub>OH</sub> | OV <sub>DD</sub> - 0.2 | —               | V    |
| Low-level output voltage,<br>$I_{OL} = 100 \ \mu A$   | V <sub>OL</sub> | —                      | 0.2             | V    |

#### Note:

1. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

## 2.11.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface of the chip.

Table 47. USB General Timing Parameters<sup>6</sup>

| Parameter                                | Symbol <sup>1</sup> | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| usb clock cycle time                     | t <sub>USCK</sub>   | 15  | _   | ns   | 2-5   |
| Input setup to usb clock - all inputs    | t <sub>USIVKH</sub> | 4   | —   | ns   | 2-5   |
| input hold to usb clock - all inputs     | t <sub>USIXKH</sub> | 1   |     | ns   | 2-5   |
| usb clock to output valid - all outputs  | t <sub>USKHOV</sub> | —   | 7   | ns   | 2-5   |
| Output hold from usb clock - all outputs | t <sub>USKHOX</sub> | 2   | _   | ns   | 2-5   |

#### Notes:

 The symbols for timing specifications follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>USIXKH</sub> symbolizes usb timing (US) for the input (I) to go invalid (X) with respect to the time the usb clock reference (K) goes high (H). Also, t<sub>USKHOX</sub> symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

2. All timings are in reference to USB clock.

- 3. All signals are measured from  $OV_{DD}/2$  of the rising edge of the USB clock to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.
- 6. When switching the data pins from outputs to inputs using the USBn\_DIR pin, the output timings will be violated on that cycle because the output buffers are tristated asynchronously. This should not be a problem, because the PHY should not be functionally looking at these signals on that cycle as per ULPI specifications

| Parameter  | Configuration | Symbol <sup>1</sup>  | Min | Max | Unit | Notes |
|--|---------------|----------------------|-----|-----|------|-------|
| Output hold from local bus clock for LAD/LDP                       | —             | t <sub>LBKHOX2</sub> | 0.8 | _   | ns   | 3     |
| Local bus clock to output high Impedance (except LAD/LDP and LALE) | —             | t <sub>LBKHOZ1</sub> | _   | 2.6 | ns   | 5     |
| Local bus clock to output high impedance for LAD/LDP               | —             | t <sub>LBKHOZ2</sub> |     | 2.6 | ns   | 5     |

#### Table 52. Local Bus General Timing Parameters (BV<sub>DD</sub> = 2.5 V DC) (continued)

Note:

The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

2. All timings are in reference to LSYNC\_IN for PLL enabled and internal local bus clock for PLL bypass mode.

- 3. All signals are measured from  $BV_{DD}/2$  of the rising edge of LSYNC\_IN for PLL enabled or internal local bus clock for PLL bypass mode to  $0.4 \times BV_{DD}$  of the signal in question for 2.5-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 6. t<sub>LBOTOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. tLBOTOT is guaranteed with LBCR[AHD] = 0.
- 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BVDD/2.

This table describes the general timing parameters of the local bus interface at  $BV_{DD} = 1.8 \text{ V DC}$ .

| Parameter   | Configuration | Symbol <sup>1</sup>                 | Min | Мах | Unit | Notes |
|---|---------------|-------------------------------------|-----|-----|------|-------|
| Local bus cycle time  | —             | t <sub>LBK</sub>                    | 7.5 | 12  | ns   | 2     |
| Local bus duty cycle  | _             | t <sub>LBKH/</sub> t <sub>LBK</sub> | 43  | 57  | %    |       |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT  | _             | <b>t</b> LBKSKEW                    |     | 150 | ps   | 7     |
| Input setup to local bus clock (except LUPWAIT)                                 | —             | t <sub>LBIVKH1</sub>                | 2.4 | _   | ns   | 3, 4  |
| LUPWAIT input setup to local bus clock  | —             | t <sub>LBIVKH2</sub>                | 1.9 |     | ns   | 3, 4  |
| Input hold from local bus clock (except LUPWAIT)                                | _             | t <sub>LBIXKH1</sub>                | 1.1 |     | ns   | 3, 4  |
| LUPWAIT input hold from local bus clock   | _             | t <sub>LBIXKH2</sub>                | 1.1 |     | ns   | 3, 4  |
| LALE output transition to LAD/LDP output transition (LATCH setup and hold time) | _             | t <sub>lbotot</sub>                 | 1.2 |     | ns   | 6     |
| Local bus clock to output valid (except LAD/LDP and LALE)                       | —             | t <sub>LBKHOV1</sub>                | _   | 3.2 | ns   | _     |
| Local bus clock to data valid for LAD/LDP                                       | —             | t <sub>LBKHOV2</sub>                |     | 3.2 | ns   | 3     |
| Local bus clock to address valid for LAD  | _             | t <sub>LBKHOV3</sub>                | —   | 3.2 | ns   | 3     |
| Local bus clock to LALE assertion   | _             | t <sub>LBKHOV4</sub>                | —   | 3.2 | ns   | 3     |
| Output hold from local bus clock (except LAD/LDP and LALE)                      | _             | t <sub>LBKHOX1</sub>                | 0.9 | _   | ns   | 3     |

Table 53. Local Bus General Timing Parameters (BV<sub>DD</sub> = 1.8 V DC)

| Parameter   | Symbol <sup>1</sup> | Min | Мах | Unit |
|---|---------------------|-----|-----|------|
| Input current<br>(V <sub>IN</sub> <sup>1</sup> = 0 V or V <sub>IN</sub> = V <sub>DD</sub> ) | I <sub>IN</sub>     | —   | ±5  | μΑ   |
| High-level output voltage<br>(OV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA)              | V <sub>OH</sub>     | 2.4 | _   | V    |
| Low-level output voltage<br>(OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)                | V <sub>OL</sub>     | _   | 0.4 | V    |

Table 57. JTAG DC Electrical Characteristics (continued)

#### Notes:

1. Note that the symbol V<sub>IN</sub>, in this case, represents the OV<sub>IN</sub>,

## 2.15.2 JTAG AC Electrical Specifications

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the chip.

This table provides the JTAG AC timing specifications as defined in the following figures.

#### Table 58. JTAG AC Timing Specifications (Independent of SYSCLK)

At recommended operating conditions (see Table 3).

| Parameter   | Symbol <sup>1</sup>                   | Min | Мах  | Unit | Notes |
|---|---------------------------------------|-----|------|------|-------|
| JTAG external clock frequency of operation        | f <sub>JTG</sub>                      | 0   | 33.3 | MHz  | _     |
| JTAG external clock cycle time                    | t <sub>JTG</sub>                      | 30  | —    | ns   | —     |
| JTAG external clock pulse width measured at 1.4 V | t <sub>JTKHKL</sub>                   | 15  | —    | ns   | —     |
| JTAG external clock rise and fall times           | t <sub>JTGR</sub> & t <sub>JTGF</sub> | 0   | 2    | ns   | —     |
| TRST assert time                                  | t <sub>TRST</sub>                     | 25  | —    | ns   | 2     |
| Input setup times:                                | t <sub>JTDVKH</sub>                   | 4   | —    | ns   |       |
| Input hold times:                                 | t <sub>JTDXKH</sub>                   | 10  | —    | ns   |       |
| Output Valid times:                               | t <sub>JTKLDV</sub>                   | —   | 10   | ns   | 3     |
| Output hold times:                                | t <sub>JTKLDX</sub>                   | 0   | _    | ns   | 3     |

Notes:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.

3.) The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

This figure provides the AC test load for TDO and the boundary-scan outputs.



Figure 45. AC Test Load for the JTAG Interface

This figure provides the JTAG clock input timing diagram.



VM = Midpoint Voltage (OV<sub>DD</sub>/2)

#### Figure 46. JTAG Clock Input Timing Diagram

This figure provides the  $\overline{\text{TRST}}$  timing diagram.



This figure provides the boundary-scan timing diagram.



Figure 48. Boundary-Scan Timing Diagram

## 2.16 Serial ATA (SATA)

This section describes the DC and AC electrical specifications for the serial ATA (SATA) of the chip. Note that the external cabled applications or long backplane applications (Gen1x & Gen2x) are not supported.



Figure 50. Signal Rise and Fall Times and Differential Skew

## 2.16.3 Differential Receiver (RX) Input Characteristics

This table provides the differential receiver (RX) input characteristics for the SATA interface.

| Parameter  | Symbol                     | Min        | Typical  | Мах        | Units | Notes |
|--|----------------------------|------------|----------|------------|-------|-------|
| RX Differential Input<br>Voltage<br>1.5G<br>3.0G | V <sub>SATA_RXDIFF</sub>   | 240<br>240 | 400<br>— | 600<br>750 | mVp-p | 1     |
| RX rise/fall time<br>1.5G<br>3.0G                | t <sub>SATA_20-80RX</sub>  | 100<br>67  |          | 273<br>136 | ps    | —     |
| RX Differential skew<br>1.5G<br>3.0G             | t <sub>SATA_RXSKEW</sub>   |            |          | <br>50     | ps    | _     |
| RX Differential pair<br>impedance<br>1.5G        | Z <sub>SATA_RXDIFFIM</sub> | 85         | _        | 115        | ohm   | —     |
| RX Single-Ended<br>impedance<br>1.5G             | Z <sub>SATA_RXSEIM</sub>   | 40         | _        | _          | ohm   | _     |
| DC Coupled<br>Common Mode<br>Voltage             | V <sub>dc_cm</sub>         | 200        | 250      | 450        | mV    | 5     |

## 2.16.4 Out-of-Band (OOB) Electrical Characteristics

This table provides the Out-of-Band (OOB) electrical characteristics for the SATA interface of the chip.

| Table 62. Out-of-Band (OOI | B) Electrical Characteristics |
|----------------------------|-------------------------------|
|----------------------------|-------------------------------|

| Parameter  | Symbol                               | Min      | Typical    | Мах        | Units | Notes |
|--|--------------------------------------|----------|------------|------------|-------|-------|
| OOB Signal Detection Threshold<br>1.5G                 |                                      |          | 100        |            |       | _     |
| 3.0G   | V <sub>SATA_OOBDETE</sub>            | 50<br>75 | 100<br>125 | 200<br>200 | mVp-p |       |
| UI During OOB Signaling                                | T <sub>SATA_UIOOB</sub>              | 646.67   | 666.67     | 686.67     | ps    |       |
| COMINIT/ COMRESET and COMWAKE<br>Transmit Burst Length | T <sub>SATA_UIOOBTXB</sub>           | _        | 160        | _          | UI    | —     |
| COMINIT/ COMRESET Transmit Gap Length                  | T <sub>SATA_UIOOBTXG</sub><br>ap     | _        | 480        | _          | UI    | —     |
| COMWAKE Transmit Gap Length                            | T <sub>SATA</sub> UIOOBTX<br>WakeGap | _        | 160        |            | UI    |       |
| COMWAKE Gap Detection Windows                          | T <sub>SATA_</sub> OOBDet<br>WakeGap | 55       | —          | 175        | ns    |       |
| COMINIT/ COMRESET<br>Gap Detection Windows             | T <sub>SATA_</sub> OOBDet<br>COMGap  | 175      | _          | 525        | ns    | _     |

# 2.17 l<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces of the chip.

# 2.17.1 I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the  $I^2C$  interfaces.

### Table 63. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 5%.

| Parameter                | Symbol           | Min                 | Мах                               | Unit | Notes |
|--------------------------|------------------|---------------------|-----------------------------------|------|-------|
| Supply voltage 3.3 V     | OV <sub>DD</sub> | 3.13                | 3.47                              | V    |       |
| Input high voltage level | V <sub>IH</sub>  | $0.7 	imes OV_{DD}$ | OV <sub>DD</sub> + 0.3            | V    |       |
| Input low voltage level  | V <sub>IL</sub>  | -0.3                | $0.3\times \text{OV}_{\text{DD}}$ | V    |       |
| Low level output voltage | V <sub>OL</sub>  | 0                   | $0.2\times \text{OV}_{\text{DD}}$ | V    | 1     |

#### 2.20.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the chip's SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- **Differential Mode** 
  - The input amplitude of the differential clock must be between 400mV and 1600mV differential peak-peak (or between 200mV and 800mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800mV and greater than 200mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
  - For external DC-coupled connection, as described in Section 2.20.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 mV and 400 mV. Figure 59 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
  - For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SnGND. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SnGND). Figure 60 shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- **Single-ended Mode** 
  - The reference clock can also be single-ended. The SDn REF CLK input amplitude (single-ended swing) must be between 400mV and 800mV peak-peak (from Vmin to Vmax) with SDn REF CLK either left unconnected or tied to ground.
  - The SDn\_REF\_CLK input average voltage must be between 200 and 400 mV. Figure 61 shows the SerDes reference clock input requirement for single-ended signaling mode.
  - To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC-coupled externally. For the best noise performance, the reference of the clock could be DC or AC-coupled into the unused phase (SDn\_REF\_CLK) through the same source impedance as the clock input (SDn\_REF\_CLK) in use.



SDn\_REF\_CLK

 $Vmin \ge 0 V$ 

Figure 59. Differential Reference Clock Input DC Requirements (External DC-Coupled)

## 2.20.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycle-to-cycle jitter. Phase noise less than 100KHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15MHz is filtered by the PLL. The most problematic phase noise occurs in the 1-15MHz range. The source impedance of the clock driver should be 50 ohms to match the transmission line and reduce reflections which are a source of noise to the system.

This table describes some AC parameters common to SGMII and PCI Express protocols.

#### Table 69. SerDes Reference Clock Common AC Parameters

At recommended operating conditions with  $XV_{DD_SRDS1}$  or  $XV_{DD_SRDS2} = 1.0V \pm 5\%$ .

| Parameter  | Symbol                | Min  | Max  | Unit | Notes |
|--|-----------------------|------|------|------|-------|
| Rising Edge Rate   | Rise Edge Rate        | 1.0  | 4.0  | V/ns | 2, 3  |
| Falling Edge Rate  | Fall Edge Rate        | 1.0  | 4.0  | V/ns | 2, 3  |
| Differential Input High Voltage  | V <sub>IH</sub>       | +200 | —    | mV   | 2     |
| Differential Input Low Voltage   | V <sub>IL</sub>       | _    | -200 | mV   | 2     |
| Rising edge rate (SDn_REF_CLK) to falling edge rate (SDn_REF_CLK) matching | Rise-Fall<br>Matching |      | 20   | %    | 1, 4  |

Notes:

- 1. Measurement taken from single ended waveform.
- 2. Measurement taken from differential waveform.
- 3. Measured from -200 mV to +200 mV on the differential waveform (derived from SDn\_REF\_CLK minus SDn\_REF\_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 66.
- 4. Matching applies to rising edge rate for SDn\_REF\_CLK and falling edge rate for SDn\_REF\_CLK. It is measured using a 200 mV window centered on the median cross point where SDn\_REF\_CLK rising meets SDn\_REF\_CLK falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of SDn\_REF\_CLK should be compared to the Fall Edge Rate of SDn\_REF\_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 67.



Figure 66. Differential Measurement Points for Rise and Fall Time

## 2.21 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the chip.

# 2.21.1 DC Requirements for PCI Express SD1\_REF\_CLK and SD1\_REF\_CLK

For more information, see Section 2.20.2, "SerDes Reference Clocks."

## 2.21.2 AC Requirements for PCI Express SerDes Clocks

This table lists AC requirements.

|  | Table 70. SD1 | REF CLK an | d SD1 REF | CLK AC Re | quirements |
|--|---------------|------------|-----------|-----------|------------|
|--|---------------|------------|-----------|-----------|------------|

| Symbol             | Parameter Description  | Min | Typical | Мах | Units | Notes |
|--------------------|--|-----|---------|-----|-------|-------|
| t <sub>REF</sub>   | REFCLK cycle time  | —   | 10      |     | ns    | 1     |
| t <sub>REFCJ</sub> | REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles | —   | —       | 100 | ps    | —     |
| t <sub>REFPJ</sub> | Phase jitter. Deviation in edge location with respect to mean edge location              | -50 | —       | 50  | ps    | 1,2,3 |

Notes:

1. Tj at BER of 10E-6 86 ps Max.

2. Total peak-to-peak deterministic jitter "Dj" should be less than or equal to 42 ps.

3. Limits from "PCI Express CEM Rev 2.0" and measured per "PCI Express Rj, D, and Bit Error Rates".

## 2.21.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million 15 (ppm) of each other at all times. This is specified to allow bit rate clock sources with a +/-300 ppm tolerance.

## 2.21.4 Physical Layer Specifications

The following is a summary of the specifications for the physical layer of PCI Express on this chip. For further details as well as the specifications of the transport and data link layer, please use the PCI Express Base Specification. REV. 1.0a document.

## 2.21.4.1 Differential Transmitter (TX) Output

This table defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

| Symbol                  | Parameter                                      | Min    | Nom | Max    | Units | Comments  |
|-------------------------|--|--------|-----|--------|-------|---|
| UI                      | Unit Interval                                  | 399.88 | 400 | 400.12 | ps    | Each UI is 400 ps $\pm$ 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1. |
| V <sub>TX-DIFFp-p</sub> | Differential<br>Peak-to-Peak<br>Output Voltage | 0.8    | _   | 1.2    | V     | $V_{TX-DIFFp-p} = 2^*  V_{TX-D+} - V_{TX-D-} $ See Note 2.  |

Table 71. Differential Transmitter (TX) Output Specifications

## 2.21.4.3 Differential Receiver (RX) Input Specifications

This table defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

| Symbol                                       | Parameter  | Min        | Nom | Мах    | Units | Comments   |
|--|--|------------|-----|--------|-------|--|
| UI   | Unit Interval  | 399.8<br>8 | 400 | 400.12 | ps    | Each UI is 400 ps ± 300 ppm. UI does not<br>account for Spread Spectrum Clock dictated<br>variations. See Note 1.  |
| V <sub>RX-DIFFp-p</sub>                      | Differential<br>Peak-to-Peak<br>Output Voltage   | 0.175      | —   | 1.200  | V     | $V_{RX-DIFFp-p} = 2^{*} V_{RX-D+} - V_{RX-D-} $<br>See Note 2.   |
| T <sub>RX-EYE</sub>                          | Minimum<br>Receiver Eye<br>Width   | 0.4        | _   | _      | UI    | The maximum interconnect media and<br>Transmitter jitter that can be tolerated by the<br>Receiver can be derived as $T_{RX-MAX-JITTER} =$<br>1 - $T_{RX-EYE} = 0.6$ UI.<br>See Notes 2 and 3.  |
| T <sub>RX-EYE-MEDIAN-to-MAX</sub><br>-JITTER | Maximum time<br>between the jitter<br>median and<br>maximum<br>deviation from<br>the median. |            | _   | 0.3    | UI    | Jitter is defined as the measurement variation<br>of the crossing points ( $V_{RX-DIFFp-p} = 0 V$ ) in<br>relation to a recovered TX UI. A recovered TX<br>UI is calculated over 3500 consecutive unit<br>intervals of sample data. Jitter is measured<br>using all edges of the 250 consecutive UI in<br>the center of the 3500 UI used for calculating<br>the TX UI. See Notes 2, 3 and 7. |
| V <sub>RX-CM-ACp</sub>                       | AC Peak<br>Common Mode<br>Input Voltage  | —          | _   | 150    | mV    |  |
| RL <sub>RX-DIFF</sub>                        | Differential<br>Return Loss  | 15         | _   | _      | dB    | Measured over 50 MHz to 1.25 GHz with the<br>D+ and D- lines biased at +300 mV and -300<br>mV, respectively.<br>See Note 4   |
| RL <sub>RX-CM</sub>                          | Common Mode<br>Return Loss   | 6          | _   | _      | dB    | Measured over 50 MHz to 1.25 GHz with the<br>D+ and D- lines biased at 0 V. See Note 4   |
| Z <sub>RX-DIFF-DC</sub>                      | DC Differential<br>Input Impedance   | 80         | 100 | 120    | Ω     | RX DC Differential mode impedance. See Note 5  |
| Z <sub>RX-DC</sub>                           | DC Input<br>Impedance  | 40         | 50  | 60     | Ω     | Required RX D+ as well as D- DC Impedance $(50 \pm 20\% \text{ tolerance})$ . See Notes 2 and 5.   |
| Z <sub>RX-HIGH-IMP-DC</sub>                  | Powered Down<br>DC Input<br>Impedance  | 200 k      | _   | _      | Ω     | Required RX D+ as well as D– DC<br>Impedance when the Receiver terminations<br>do not have power. See Note 6.  |
| V <sub>RX-IDLE-DET-DIFFp-p</sub>             | Electrical Idle<br>Detect Threshold  | 65         | _   | 175    | mV    | $V_{RX-IDLE-DET-DIFF_{p-p}} = 2^*  V_{RX-D+} - V_{RX-D-} $<br>Measured at the package pins of the Receiver   |
| T <sub>RX</sub> -IDLE-DET-DIFF-<br>ENTERTIME | Unexpected<br>Electrical Idle<br>Enter Detect<br>Threshold<br>Integration Time               | _          | _   | 10     | ms    | An unexpected Electrical Idle ( $V_{RX-DIFFp-p} < V_{RX-IDLE-DET-DIFFp-p}$ ) must be recognized no longer than $T_{RX-IDLE-DET-DIFF-ENTERING}$ to signal an unexpected idle condition.   |

Table 72. Differential Receiver (RX) Input Specifications

Please note that the DDR PLL reference clock input, DDRCLK, is only required in asynchronous mode.

The DDRCLKDR configuration register in the Global Utilities block allows the DDR controller to be run in a divided down mode where the DDR bus clock is half the speed of the default configuration. Changing of these defaults must be completed prior to initialization of the DDR controller.

| Functional Signals                             | Reset Configuration<br>Name | Value (Binary) | DDR:DDRCLK Ratio |
|--|-----------------------------|----------------|------------------|
|  |                             | 000            | 3:1              |
| TSEC_1588_TRIG_OUT[0:1],<br>TSEC1_1588_CLK_OUT | cfg_ddr_pll[0:2]            | 001            | 4:1              |
|  |                             | 010            | 6:1              |
|  |                             | 011            | 8:1              |
|  |                             | 100            | 10:1             |
|  |                             | 101            | 12:1             |
|  |                             | 110            | Reserved         |
|  |                             | 111            | Synchronous mode |

| Table 77. DDR Clock Ratio | able 7 | 7. DDR | Clock | Ratic |
|---------------------------|--------|--------|-------|-------|
|---------------------------|--------|--------|-------|-------|

## 2.23.5 PCI Clocks

The integrated PCI controller in this chip supports PCI input clock frequency in the range of 33–66 MHz. The PCI input clock can be applied from SYSCLK in synchronous mode or PCI1\_CLK in asynchronous mode. For specifications on the PCI1\_CLK, refer to the PCI 2.2 Specification.

The use of PCI1\_CLK is optional if SYSCLK is in the range of 33–66 MHz. If SYSCLK is outside this range then use of PCI1\_CLK is required as a separate PCI clock source, asynchronous with respect to SYSCLK.

**Ordering Information** 

## 4.2 Part Marking

Parts are marked as in the example shown in the following figure.



Notes:

MMMMM is the 5-digit mask number.

ATWLYYWW is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

#### Figure 80. Part Marking for FC-PBGA

## 4.3 Part Numbering

These tables list all part numbers that are offered for the chip.

| Core/Platform/<br>DDR (MHz) | Standard Temp<br>Without Security | Standard Temp<br>With Security | Notes |
|-----------------------------|-----------------------------------|--------------------------------|-------|
| 600/400/400                 | MPC8535AVTAKG(A)                  | MPC8535EAVTAKG(A)              | —     |
| 800/400/400                 | MPC8535AVTANG(A)                  | MPC8535EAVTANG(A)              | —     |
| 1000/400/400                | MPC8535AVTAQG(A)                  | MPC8535EAVTAQG(A)              | —     |
| 1250/500/500                | MPC8535AVTATH(A)                  | MPC8535EAVTATH(A)              | —     |
| 1250/500/667                | MPC8535AVTATLA                    | MPC8535EAVTATLA                | —     |

#### Table 84. MPC8535 Part Numbers Industrial Tier

| Core/Platform/<br>DDR (MHz) | Standard Temp<br>Without Security | Standard Temp<br>With Security | Extended Temp<br>Without Security | Extended Temp<br>With Security | Notes |
|-----------------------------|-----------------------------------|--------------------------------|-----------------------------------|--------------------------------|-------|
| 600/400/400                 | MPC8535BVTAKG(A)                  | MPC8535EBVTAKG(A)              | MPC8535CVTAKG(A)                  | MPC8535ECVTAKG(A)              | 1     |
| 800/400/400                 | MPC8535BVTANG(A)                  | MPC8535EBVTANG(A)              | MPC8535CVTANG(A)                  | MPC8535ECVTANG(A)              |       |
| 1000/400/400                | MPC8535BVTAQG(A)                  | MPC8535EBVTAQG(A)              | MPC8535CVTAQG(A)                  | MPC8535ECVTAQG(A)              |       |
| 1250/500/500                | MPC8535BVTATH(A)                  | MPC8535EBVTATH(A)              | MPC8535CVTATH(A)                  | MPC8535ECVTATH(A)              |       |
| 1250/500/667                | MPC8535BVTATLA                    | MPC8535EBVTATLA                | MPC8535CVTATLA                    | MPC8535ECVTATLA                |       |

Note:

1. The last letter A indicates a Rev 1.2 silicon. It would be Rev 1.0 or Rev 1.1 silicon without a letter A