

Welcome to E-XFL.COM

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Active
Core Processor	-
Number of Cores/Bus Width	-
Speed	-
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	-
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	-
Operating Temperature	-
Security Features	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8535bvjanga

This figure shows the major functional units within the chip.




Figure 1. Chip Block Diagram

1 Pin Assignments and Reset States

NOTE

The naming convention of TSEC1 and TSEC3 is used to allow the splitting voltage rails for the eTSEC blocks and to ease the port of existing PowerQUICC III software

NOTE

The `UART_SOUT[0:1]` and `TEST_SEL` pins must be set to a proper state during POR configuration. See [Table 1](#) for more details.




Figure 3. Chip Pin Map Detail A

Pin Assignments and Reset States




Figure 4. Chip Pin Map Detail B




Figure 6. Chip Pin Map Detail D

Table 1. Pinout Listing (continued)

Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes
TSEC3_TX_CLK	Transmit clock In	U10	I	TV _{DD}	—
TSEC3_GTX_CLK	Transmit clock Out	U5	O	TV _{DD}	—
TSEC3_CRS	Carrier sense	T10	I/O	TV _{DD}	17
TSEC3_COL	Collision detect	T9	I	TV _{DD}	—
TSEC3_RXD[7:0]	Receive data	U12,U13,U6,V6,V1,U3, U2,V3	I	TV _{DD}	—
TSEC3_RX_DV	Receive data valid	V2	I	TV _{DD}	—
TSEC3_RX_ER	Receive data error	T4	I	TV _{DD}	—
TSEC3_RX_CLK	Receive clock	U1	I	TV _{DD}	—
IEEE 1588					
TSEC_1588_CLK	Clock In	W9	I	LV _{DD}	29
TSEC_1588_TRIG_IN[0:1]	Trigger In	W8,W7	I	LV _{DD}	29
TSEC_1588_TRIG_OUT[0:1]	Trigger Out	U11,W10	O	LV _{DD}	5,9,29
TSEC_1588_CLK_OUT	Clock Out	V10	O	LV _{DD}	5,9,29
TSEC_1588_PULSE_OUT1	Pulse Out1	V11	O	LV _{DD}	5,9,29
TSEC_1588_PULSE_OUT2	Pulse Out2	T11	O	LV _{DD}	5,9,29
eSDHC					
SDHC_CMD	Command line	AH10	I/O	OV _{DD}	29
SDHC_CD/GPIO[4]	Card detection	AH11	I	OV _{DD}	—
SDHC_DAT[0:3]	Data line	AG12,AH12,AH13, AG11	I/O	OV _{DD}	29
SDHC_DAT[4:7] / SPI_CS[0:3]	8-bit MMC Data line / SPI chip select	AE8,AC10,AF9,AA10	I/O	OV _{DD}	29
SDHC_CLK	SD/MMC/SDIO clock	AG13	I/O	OV _{DD}	29
SDHC_WP/GPIO[5]	Card write protection	AG10	I	OV _{DD}	1, 32
eSPI					
SPI_MOSI	Master Out Slave In	AF8	I/O	OV _{DD}	29
SPI_MISO	Master In Slave Out	AD9	I	OV _{DD}	29
SPI_CLK	eSPI clock	AD8	I/O	OV _{DD}	29
SPI_CS[0:3] / SDHC_DAT[4:7]	eSPI chip select / SDHC 8-bit MMC data	AE8,AC10,AF9,AA10	I/O	OV _{DD}	29
DUART					
UART_CTS[0:1]	Clear to send	AE11,Y12	I	OV _{DD}	29
UART_RTS[0:1]	Ready to send	AB12,AD12	O	OV _{DD}	29
UART_SIN[0:1]	Receive data	AC12,AF12	I	OV _{DD}	29

Table 1. Pinout Listing (continued)

Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes
UART_SOUT[0:1]	Transmit data	AF10,AA12	O	OV _{DD}	5,9,22, 10,29
I²C interface					
IIC1_SCL	Serial clock	AG21	I/O	OV _{DD}	4,21,29
IIC1_SDA	Serial data	AH22	I/O	OV _{DD}	4,21,29
IIC2_SCL	Serial clock	AH15	I/O	OV _{DD}	4,21,29
IIC2_SDA	Serial data	AG14	I/O	OV _{DD}	4,21,29
SerDes1(x4)					
SD1_TX[7:4]	Transmit Data (+)	Y23,W21,V23,U21	O	XV _{DD}	—
$\overline{\text{SD1_TX}}[7:4]$	Transmit Data(-)	Y22,W20,V22,U20	O	XV _{DD}	—
SD1_RX[7:4]	Receive Data(+)	AC28,AB26,AA28,Y26	I	XV _{DD}	—
$\overline{\text{SD1_RX}}[7:4]$	Receive Data(-)	AC27,AB25,AA27,Y25	I	XV _{DD}	—
Reserved	—	R21,P23,N21,M23, R20,P22,N20,M22	—	—	18
Reserved	—	T26,R28,P26,N28, T25,R27,P25,N27	—	—	33
SD1_PLL_TPD	PLL test point Digital	V28	O	XV _{DD}	18
SD1_REF_CLK	PLL Reference clock	U28	I	XV _{DD}	—
$\overline{\text{SD1_REF_CLK}}$	PLL Reference clock complement	U27	I	XV _{DD}	—
Reserved	—	T22	—	—	18
Reserved	—	T23	—	—	18
SerDes2(x1)					
SD2_TX[0]	Transmit data(+)	P11	O	X2V _{DD}	—
$\overline{\text{SD2_TX}}[0]$	Transmit data(-)	P12	O	X2V _{DD}	—
SD2_RX[0]	Receive data(+)	P6	I	X2V _{DD}	—
$\overline{\text{SD2_RX}}[0]$	Receive data(-)	P7	I	X2V _{DD}	—
Reserved	—	M11,M12	—	—	18
Reserved	—	N8, N9	—	—	34
SD2_PLL_TPD	PLL test point Digital	L7	O	X2V _{DD}	18
SD2_REF_CLK	PLL Reference clock	M6	I	X2V _{DD}	—
$\overline{\text{SD2_REF_CLK}}$	PLL Reference clock complement	M7	I	X2V _{DD}	—
Reserved	—	L8	—	X2V _{DD}	18
Reserved	—	L9	—	X2V _{DD}	18

Table 3. Recommended Operating Conditions

Characteristic		Symbol	Recommended Value	Unit	Notes
Core supply voltage		V_{DD_CORE}	$1.0 \pm 50 \text{ mV}$	V	—
Platform supply voltage		V_{DD_PLAT}	$1.0 \pm 50 \text{ mV}$	V	—
PLL core supply voltage		AV_{DD_CORE}	$1.0 \pm 50 \text{ mV}$	V	2
PLL other supply voltage		AV_{DD}	$1.0 \pm 50 \text{ mV}$	V	2
Core power supply for SerDes transceivers		SV_{DD}	$1.0 \pm 50 \text{ mV}$	V	—
Pad power supply for SerDes transceivers and PCI Express		XV_{DD}	$1.0 \pm 50 \text{ mV}$	V	—
DDR SDRAM Controller I/O supply voltage	DDR2 SDRAM Interface	GV_{DD}	$1.8 \text{ V} \pm 90 \text{ mV}$	V	3
	DDR3 SDRAM Interface		$1.5 \text{ V} \pm 75 \text{ mV}$		
Three-speed Ethernet I/O voltage		LV_{DD} (eTSEC1)	$3.3 \text{ V} \pm 165 \text{ mV}$ $2.5 \text{ V} \pm 125 \text{ mV}$	V	5
		TV_{DD} (eTSEC3)	$3.3 \text{ V} \pm 165 \text{ mV}$ $2.5 \text{ V} \pm 125 \text{ mV}$		
PCI, DUART, system control and power management, I ² C, USB, eSDHC, eSPI and JTAG I/O voltage, MII management voltage		OV_{DD}	$3.3 \text{ V} \pm 165 \text{ mV}$	V	4
Local bus I/O voltage		BV_{DD}	$3.3 \text{ V} \pm 165 \text{ mV}$ $2.5 \text{ V} \pm 125 \text{ mV}$ $1.8 \text{ V} \pm 90 \text{ mV}$	V	—
Input voltage	DDR2 and DDR3 SDRAM Interface signals	MV_{IN}	GND to GV_{DD}	V	3
	DDR2 and DDR3 SDRAM Interface reference	MV_{REF}	$GV_{DD}/2 \pm 1\%$	V	—
	Three-speed Ethernet signals	LV_{IN} TV_{IN}	GND to LV_{DD} GND to TV_{DD}	V	5
	Local bus signals	BV_{IN}	GND to BV_{DD}	V	—
	PCI, Local bus, DUART, SYSCLK, system control and power management, I ² C, and JTAG signals	OV_{IN}	GND to OV_{DD}	V	4
Operating Temperature range	Commercial	T_A T_J	$T_A = 0 \text{ (min) to } T_J = 90 \text{ (max)}$	°C	6
	Industrial standard temperature range Extended temperature range		$T_A = 0 \text{ (min) to } T_J = 105 \text{ (max)}$		
			$T_A = -40 \text{ (min) to } T_J = 105 \text{ (max)}$		

Notes:

- This voltage is the input to the filter discussed in [Section 3.2.1, “PLL Power Supply Filtering,”](#) and not necessarily the voltage at the AVDD pin, which may be reduced from VDD by the filter.
- Caution:** MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution:** OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution:** L/TVIN must not exceed L/TVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Minimum temperature is specified with T_A ; maximum temperature is specified with T_J .

2.3 Power Characteristics

The estimated power dissipation for the core complex bus (CCB) versus the core frequency for this family of PowerQUICC III chips is shown in the following table.

Table 5. Power Dissipation⁵

Power Mode	Core Frequency	CCB Frequency	DDR Frequency	V _{DD} Platform	V _{DD} Core	Junction Temperature	Core Power		Platform Power ⁹		Notes
	(MHz)	(MHz)	(MHz)	(V)	(V)	(°C)	mean ⁷	Max	mean ⁷	Max	
Maximum (A)	600	400	400	1.0	1.0	105 / 90	—	4.1/3.3	—	4.7/3.7	1, 3, 8
Thermal (W)						—	3.7/2.9	—	4.7/3.7	1, 4, 8	
Typical (W)						65	1.5	—	1.5	—	1, 2
Doze (W)							1.2	1.9	1.4	1.9	1
Nap (W)							0.8	1.5	1.4	1.9	1
Sleep (W)							0.8	1.5	1.0	1.6	1
Deep Sleep (W)						35	0	0	0.6	1.1	6
Maximum (A)	800	400	400	1.0	1.0	105 / 90	—	4.5/3.7	—	4.7/3.7	1, 3, 8
Thermal (W)						—	3.9/3.1	—	4.7/3.7	1, 4, 8	
Typical (W)						65	1.7	—	1.5	—	1, 2
Doze (W)							1.3	2.1	1.4	1.9	1
Nap (W)							0.8	1.5	1.4	1.9	1
Sleep (W)							0.8	1.5	1.0	1.6	1
Deep Sleep (W)						35	0	0	0.6	1.1	1, 6
Maximum (A)	1000	400	400	1.0	1.0	105 / 90	—	4.8/4.0	—	4.7/3.7	1, 3, 8
Thermal (W)						—	4.1/3.3	—	4.7/3.7	1, 4, 8	
Typical (W)						65	1.9	—	1.5	—	1, 2
Doze (W)							1.4	2.2	1.4	1.9	1
Nap (W)							0.8	1.6	1.4	1.9	1
Sleep (W)							0.8	1.6	1.0	1.6	1
Deep Sleep (W)						35	0	0	0.6	1.1	1, 6

Electrical Characteristics

This figure shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).




Figure 9. Timing Diagram for t_{DDKHMH}

This figure shows the DDR SDRAM output timing diagram.




Figure 10. DDR SDRAM Output Timing Diagram




Figure 15. FIFO Receive AC Timing Diagram

2.9.2.2 GMII AC Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

2.9.2.2.1 GMII Transmit AC Timing Specifications

This table provides the GMII transmit AC timing specifications.

Table 28. GMII Transmit AC Timing Specifications

At recommended operating conditions with L/TV_{DD} of $3.3\text{ V} \pm 5\%$.

Parameter/Condition	Symbol ¹	Min	Typ	Max	Unit
GTX_CLK clock period	t_{GTK}	—	8.0	—	ns
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t_{GTKHDX}^3	0.5	—	5.0	ns
GTX_CLK data clock rise time (20%-80%)	t_{GTXR}	—	—	1.0	ns
GTX_CLK data clock fall time (80%-20%)	t_{GTXF}	—	—	1.0	ns

Notes:

- The symbols used for timing specifications herein follow the pattern $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{GTKHDX} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t_{GTKHDX} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GTX} represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Data valid t_{GTKHDV} to GTX_CLK Min Setup time is a function of clock period and max hold time. (Min Setup = Cycle time - Max Hold)

This figure shows the TBI receive AC timing diagram.




Figure 23. TBI Receive AC Timing Diagram

2.9.2.5 TBI Single-Clock Mode AC Specifications

When the eTSEC is configured for TBI modes, all clocks are supplied from external sources to the relevant eTSEC interface. In single-clock TBI mode, when a 125-MHz TBI receive clock is supplied on TSEC n pin (no receive clock is used on in this mode, whereas for the dual-clock mode this is the PMA0 receive clock). The 125-MHz transmit clock is applied on the in all TBI modes.

A summary of the single-clock TBI mode AC specifications for receive appears in the following table.

Table 34. TBI single-clock Mode Receive AC Timing Specification

At recommended operating conditions with V_{DD}/TV_{DD} of 3.3 V \pm 5%

Parameter/Condition	Symbol	Min	Typ	Max	Unit
RX_CLK clock period	t_{TRR}	7.5	8.0	8.5	ns
RX_CLK duty cycle	t_{TRRH}	40	50	60	%
RX_CLK peak-to-peak jitter	t_{TRRJ}	—	—	250	ps
Rise time RX_CLK (20%–80%)	t_{TRRR}	—	—	1.0	ns
Fall time RX_CLK (80%–20%)	t_{TRRF}	—	—	1.0	ns
RCG[9:0] setup time to RX_CLK rising edge	t_{TRRDV}	2.0	—	—	ns
RCG[9:0] hold time to RX_CLK rising edge	t_{TRRDV}	1.0	—	—	ns

Electrical Characteristics

The IEEE 1588 AC timing specifications are in the following table.

Table 43. eTSEC IEEE 1588 AC Timing Specifications

At recommended operating conditions with L/TV_{DD} of $3.3\text{ V} \pm 5\%$.

Parameter/Condition	Symbol	Min	Typ	Max	Unit	Note
TSEC_1588_CLK clock period	$t_{T1588CLK}$	3.8	—	$T_{TX_CLK}^{*7}$	ns	1
TSEC_1588_CLK duty cycle	$t_{T1588CLKH} / t_{T1588CLK}$	40	50	60	%	—
TSEC_1588_CLK peak-to-peak jitter	$t_{T1588CLKINJ}$	—	—	250	ps	—
Rise time eTSEC_1588_CLK (20%–80%)	$t_{T1588CLKINR}$	1.0	—	2.0	ns	—
Fall time eTSEC_1588_CLK (80%–20%)	$t_{T1588CLKINF}$	1.0	—	2.0	ns	—
TSEC_1588_CLK_OUT clock period	$t_{T1588CLKOUT}$	$2 * t_{T1588CLK}$	—	—	ns	—
TSEC_1588_CLK_OUT duty cycle	$t_{T1588CLKOTH} / t_{T1588CLKOUT}$	30	50	70	%	—
TSEC_1588_PULSE_OUT	$t_{T1588OV}$	0.5	—	3.0	ns	—
TSEC_1588_TRIG_IN pulse width	$t_{T1588TRIGH}$	$2 * t_{T1588CLK_MAX}$	—	—	ns	2

Note:

- When $TMR_CTRL[CKSEL]=00$, the external TSEC_1588_CLK input is selected as the 1588 timer reference clock source, with the timing defined in the Table above. The maximum value of $t_{T1588CLK}$ is defined in terms of T_{TX_CLK} , which is the maximum clock cycle period of the equivalent interface speed that the eTSEC1 port is running.
When eTSEC1 is configured to operate in the parallel mode, the T_{TX_CLK} is the maximum clock period of the TSEC1_TX_CLK. When eTSEC1 operates in SGMII mode, the maximum value of $t_{T1588CLK}$ is defined in terms of the recovered clock from SGMII SerDes. For example, for 10/100/1000 Mbps modes, the maximum value of $t_{T1588CLK}$ will be 2800, 280, and 56 ns respectively.
See the *MPC8536E PowerQUICC III Integrated Communications Processor Reference Manual* for a description of TMR_CTRL registers.
- It need to be at least two times of clock period of clock selected by $TMR_CTRL[CKSEL]$. See the *MPC8536E PowerQUICC III Integrated Processor Reference Manual* for a description of TMR_CTRL registers.

2.10 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals EC_MDIO (management data input/output) and EC_MDC (management data clock). The electrical characteristics for GMII, SGMII, RGMII, RMII, TBI and RTBI are specified in [Section 2.9, “Ethernet: Enhanced Three-Speed Ethernet \(eTSEC\), MII Management”](#)




Figure 42. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 8 or 16(PLL Enabled)

2.13 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface of the chip.

2.13.1 eSDHC DC Electrical Characteristics

This table provides the DC electrical characteristics for the eSDHC interface of the chip.

Table 55. eSDHC interface DC Electrical Characteristics

At recommended operating conditions (see Table 3)

Characteristic	Symbol	Condition	Min	Max	Unit	Notes
Input high voltage	V_{IH}	—	$0.625 * OVDD$	$OVDD+0.3$	V	—
Input low voltage	V_{IL}	—	-0.3	$0.25 * OVDD$	V	—
Input/Output leakage current	I_{IN}/I_{OZ}	—	-10	10	μA	—
Output high voltage	V_{OH}	$I_{OH} = -100 \mu A @ OVDD_{min}$	$0.75 * OVDD$	—	V	—

2.16.2 Differential Transmitter (TX) Output Characteristics

This table provides the differential transmitter (TX) output characteristics for the SATA interface.

Table 60. Differential Transmitter (TX) Output Characteristics

Parameter	Symbol	Min	Typical	Max	Units	Notes
Channel Speed 1.5G 3.0G	t_{CH_SPEED}	—	1.5 3.0	—	Gbps	—
Unit Interval 1.5G 3.0G	T_{UI}	666.4333 333.2167	666.4333 333.3333	670.2333 335.1167	ps	—
DC Coupled Common Mode Voltage	V_{dc_cm}	200	250	450	mV	3
TX Diff Output Voltage 1.5G 3.0G	V_{SATA_TXDIFF}	400 400	500 —	600 700	mV	—
TX rise/fall time 1.5G 3.0G	$t_{SATA_20-80TX}$	100 67	— —	273 136	ps	—
TX differential skew	t_{SATA_TXSKEW}	—	—	20	ps	—
TX Differential pair impedance 1.5G	$Z_{SATA_TXDIFFIM}$	85	—	115	ohm	—
TX Single ended impedance 1.5G	Z_{SATA_TXSEIM}	40	—	—	ohm	—
TX AC common mode voltage (peak to peak) 1.5G 3.0G	$V_{SATA_TXCMMOD}$	— —	— —	— 50	mV	—
OOB Differential Delta	$V_{SATA_OOBvdoff}$	—	—	25	mV	1
OOB Common mode Delta	V_{SATA_OOBcm}	—	—	50	mV	1
TX Rise/Fall Imbalance	$T_{SATA_TXR/Fbal}$	—	—	20	%	—
TX Amplitude Imbalance	$T_{SATA_TXampbal}$	—	—	10	%	—
TX Differential Mode Return loss 150 MHz - 300 MHz 300 MHz - 600 MHz 600 MHz - 1.2 GHz 1.2 GHz - 2.4 GHz 2.4 GHz - 3.0 GHz 3.0 GHz - 5.0 GHz	RL_{SATA_TXDD11}	— — — — — —	— — — — — —	14 8 6 6 3 1	dB	1, 2

2.18 GPIO

This section describes the DC and AC electrical specifications for the GPIO interface of the chip.

2.18.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for the GPIO interface.

Table 65. GPIO DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V_{IH}	2	$OV_{DD} + 0.3$	V
Low-level input voltage	V_{IL}	-0.3	0.8	V
Input current ($V_{IN}^1 = 0\text{ V}$ or $V_{IN} = V_{DD}$)	I_{IN}	—	± 5	μA
High-level output voltage ($OV_{DD} = \text{min}$, $I_{OH} = -2\text{ mA}$)	V_{OH}	2.4	—	V
Low-level output voltage ($OV_{DD} = \text{min}$, $I_{OL} = 2\text{ mA}$)	V_{OL}	—	0.4	V

Note:

1. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in [Table 1](#) and [Table 2](#).

2.18.2 GPIO AC Electrical Specifications

This table provides the GPIO input and output AC timing specifications.

Table 66. GPIO Input and Output AC Timing Specifications¹

Characteristic	Symbol ²	Min	Unit	Notes
GPIO inputs—minimum pulse width	t_{PIWID}	7.5	ns	3
GPIO outputs—minimum pulse width	t_{GTOWID}	12	ns	—

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation.
3. The minimum pulse width is a function of the MPX/Platform clock. The minimum pulse width must be greater than or equal to 4 times the MPX/Platform clock period.

This figure provides the AC test load for the GPIO.




Figure 53. GPIO AC Test Load

2.20.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycle-to-cycle jitter. Phase noise less than 100KHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15MHz is filtered by the PLL. The most problematic phase noise occurs in the 1-15MHz range. The source impedance of the clock driver should be 50 ohms to match the transmission line and reduce reflections which are a source of noise to the system.

This table describes some AC parameters common to SGMII and PCI Express protocols.

Table 69. SerDes Reference Clock Common AC Parameters

At recommended operating conditions with XV_{DD_SRDS1} or $XV_{DD_SRDS2} = 1.0V \pm 5\%$.

Parameter	Symbol	Min	Max	Unit	Notes
Rising Edge Rate	Rise Edge Rate	1.0	4.0	V/ns	2, 3
Falling Edge Rate	Fall Edge Rate	1.0	4.0	V/ns	2, 3
Differential Input High Voltage	V_{IH}	+200	—	mV	2
Differential Input Low Voltage	V_{IL}	—	-200	mV	2
Rising edge rate (SDn_REF_CLK) to falling edge rate (SDn_REF_CLK) matching	Rise-Fall Matching	—	20	%	1, 4

Notes:

1. Measurement taken from single ended waveform.
2. Measurement taken from differential waveform.
3. Measured from -200 mV to +200 mV on the differential waveform (derived from $\overline{SDn_REF_CLK}$ minus SDn_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See [Figure 66](#).
4. Matching applies to rising edge rate for SDn_REF_CLK and falling edge rate for $\overline{SDn_REF_CLK}$. It is measured using a 200 mV window centered on the median cross point where SDn_REF_CLK rising meets $\overline{SDn_REF_CLK}$ falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of SDn_REF_CLK should be compared to the Fall Edge Rate of $\overline{SDn_REF_CLK}$, the maximum allowed difference should not exceed 20% of the slowest edge rate. See [Figure 67](#).




Figure 66. Differential Measurement Points for Rise and Fall Time

Electrical Characteristics

Table 71. Differential Transmitter (TX) Output Specifications (continued)

Symbol	Parameter	Min	Nom	Max	Units	Comments
$V_{TX-DE-RATIO}$	De- Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2.
T_{TX-EYE}	Minimum TX Eye Width	0.70	—	—	UI	The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3 UI$. See Notes 2 and 3.
$T_{TX-EYE-MEDIAN-to-MAX-JITTER}$	Maximum time between the jitter median and maximum deviation from the median.	—	—	0.15	UI	Jitter is defined as the measurement variation of the crossing points ($V_{TX-DIFFp-p} = 0 V$) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3.
$T_{TX-RISE}, T_{TX-FALL}$	D+/D- TX Output Rise/Fall Time	0.125	—	—	UI	See Notes 2 and 5
$V_{TX-CM-ACp}$	RMS AC Peak Common Mode Output Voltage	—	—	20	mV	$V_{TX-CM-ACp} = RMS(I_{V_{TXD+}} + V_{TXD-}/2 - V_{TX-CM-DC})$ $V_{TX-CM-DC} = DC_{(avg)}$ of $I_{V_{TXD+}} + V_{TXD-}/2$ See Note 2
$V_{TX-CM-DC-ACTIVE-IDLE-DELTA}$	Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle	0	—	100	mV	$ V_{TX-CM-DC} \text{ (during L0)} - V_{TX-CM-Idle-DC} \text{ (During Electrical Idle)} \leq 100 \text{ mV}$ $V_{TX-CM-DC} = DC_{(avg)}$ of $I_{V_{TXD+}} + V_{TXD-}/2$ [L0] $V_{TX-CM-Idle-DC} = DC_{(avg)}$ of $I_{V_{TXD+}} + V_{TXD-}/2$ [Electrical Idle] See Note 2.
$V_{TX-CM-DC-LINE-DELTA}$	Absolute Delta of DC Common Mode between D+ and D-	0	—	25	mV	$ V_{TX-CM-DC-D+} - V_{TX-CM-DC-D-} \leq 25 \text{ mV}$ $V_{TX-CM-DC-D+} = DC_{(avg)}$ of $I_{V_{TXD+}}$ $V_{TX-CM-DC-D-} = DC_{(avg)}$ of $I_{V_{TXD-}}$ See Note 2.
$V_{TX-IDLE-DIFFp}$	Electrical Idle differential Peak Output Voltage	0	—	20	mV	$V_{TX-IDLE-DIFFp} = V_{TX-IDLE-D+} - V_{TX-IDLE-D-} \leq 20 \text{ mV}$ See Note 2.
$V_{TX-RCV-DETECT}$	The amount of voltage change allowed during Receiver Detection	—	—	600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present. See Note 6.
$V_{TX-DC-CM}$	The TX DC Common Mode Voltage	0	—	3.6	V	The allowed DC Common Mode voltage under any conditions. See Note 6.
$I_{TX-SHORT}$	TX Short Circuit Current Limit	—	—	90	mA	The total current the Transmitter can provide when shorted to its ground
$T_{TX-IDLE-MIN}$	Minimum time spent in Electrical Idle	50	—	—	UI	Minimum time a Transmitter must be in Electrical Idle Utilized by the Receiver to start looking for an Electrical Idle Exit after successfully receiving an Electrical Idle ordered set

2.21.4.3 Differential Receiver (RX) Input Specifications

This table defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

Table 72. Differential Receiver (RX) Input Specifications

Symbol	Parameter	Min	Nom	Max	Units	Comments
UI	Unit Interval	399.8 8	400	400.12	ps	Each UI is 400 ps \pm 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1.
$V_{RX-DIFFp-p}$	Differential Peak-to-Peak Output Voltage	0.175	—	1.200	V	$V_{RX-DIFFp-p} = 2 * V_{RX-D+} - V_{RX-D-} $ See Note 2.
T_{RX-EYE}	Minimum Receiver Eye Width	0.4	—	—	UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI. See Notes 2 and 3.
$T_{RX-EYE-MEDIAN-to-MAX-JITTER}$	Maximum time between the jitter median and maximum deviation from the median.	—	—	0.3	UI	Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3 and 7.
$V_{RX-CM-ACp}$	AC Peak Common Mode Input Voltage	—	—	150	mV	$V_{RX-CM-ACp} = V_{RXD+} - V_{RXD-} /2 + V_{RX-CM-DC}$ $V_{RX-CM-DC} = DC_{(avg)}$ of $ V_{RX-D+} + V_{RX-D-} /2$ See Note 2
$RL_{RX-DIFF}$	Differential Return Loss	15	—	—	dB	Measured over 50 MHz to 1.25 GHz with the D+ and D- lines biased at +300 mV and -300 mV, respectively. See Note 4
RL_{RX-CM}	Common Mode Return Loss	6	—	—	dB	Measured over 50 MHz to 1.25 GHz with the D+ and D- lines biased at 0 V. See Note 4
$Z_{RX-DIFF-DC}$	DC Differential Input Impedance	80	100	120	Ω	RX DC Differential mode impedance. See Note 5
Z_{RX-DC}	DC Input Impedance	40	50	60	Ω	Required RX D+ as well as D- DC Impedance ($50 \pm 20\%$ tolerance). See Notes 2 and 5.
$Z_{RX-HIGH-IMP-DC}$	Powered Down DC Input Impedance	200 k	—	—	Ω	Required RX D+ as well as D- DC Impedance when the Receiver terminations do not have power. See Note 6.
$V_{RX-IDLE-DET-DIFFp-p}$	Electrical Idle Detect Threshold	65	—	175	mV	$V_{RX-IDLE-DET-DIFFp-p} = 2 * V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the Receiver
$T_{RX-IDLE-DET-DIFF-ENTERTIME}$	Unexpected Electrical Idle Enter Detect Threshold Integration Time	—	—	10	ms	An unexpected Electrical Idle ($V_{RX-DIFFp-p} < V_{RX-IDLE-DET-DIFFp-p}$) must be recognized no longer than $T_{RX-IDLE-DET-DIFF-ENTERING}$ to signal an unexpected idle condition.

Table 72. Differential Receiver (RX) Input Specifications (continued)

Symbol	Parameter	Min	Nom	Max	Units	Comments
L _{TX-SKEW}	Total Skew	—	—	20	ns	Skew across all lanes on a Link. This includes variation in the length of SKP ordered set (for example, COM and one to five Symbols) at the RX as well as any delay differences arising from the interconnect itself.

Notes:

1. No test load is necessarily associated with this value.
2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in [Figure 71](#) should be used as the RX device when taking measurements (also refer to the Receiver compliance eye diagram shown in [Figure 70](#)). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
3. A $T_{RX-EYE} = 0.40$ UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
4. The Receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to 300 mV and the D- line biased to -300 mV and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements for is 50 ohms to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50 ohm probes - see [Figure 71](#)). Note: that the series capacitors CTX is optional for the return loss measurement.
5. Impedance during all LTSSM states. When transitioning from a Fundamental Reset to Detect (the initial state of the LTSSM) there is a 5 ms transition time before Receiver termination values must be met on all un-configured Lanes of a Port.
6. The RX DC Common Mode Impedance that exists when no power is present or Fundamental Reset is asserted. This helps ensure that the Receiver Detect circuit will not falsely assume a Receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.
7. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

2.22 Receiver Compliance Eye Diagrams

The RX eye diagram in [Figure 70](#) is specified using the passive compliance/test measurement load (see [Figure 71](#)) in place of any real PCI Express RX component.

Note: In general, the minimum Receiver eye diagram measured with the compliance/test measurement load (see [Figure 71](#)) will be larger than the minimum Receiver eye diagram measured over a range of systems at the input Receiver of any real PCI Express component. The degraded eye diagram at the input Receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input Receiver eye diagram is implementation specific and is not specified. RX component designer should provide additional margin to adequately compensate for the degraded minimum Receiver eye diagram (shown in [Figure 70](#)) expected at the input Receiver based on some adequate combination of system simulations and the Return Loss measured looking into the RX package and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.

The eye diagram must be valid for any 250 consecutive UIs.

5 Package Information

This section details package parameters, pin assignments, and dimensions.

5.1 Package Parameters for the FC-PBGA

The package parameters are as provided in the following list. The package type is 29 mm × 29 mm, 783 flip chip plastic ball grid array (FC-PBGA) without a lid.

Package outline	29 mm × 29 mm
Interconnects	783
Pitch	1 mm
Minimum module height	2.23 mm
Maximum module height	2.8 mm
Solder Balls	96.5Sn/3.5Ag
Ball diameter (typical)	0.6 mm