

Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	1.25GHz
Co-Processors/DSP	Security; SEC
RAM Controllers	DDR2, DDR3
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	SATA 3Gbps (1)
USB	USB 2.0 (2)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography
Package / Case	783-BBGA, FCBGA
Supplier Device Package	783-FCPBGA (29x29)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8535ebvtatha

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1	Pin A	ssignments and Reset States3		2.21 PCI I	Express
	1.1	Pin Map4		2.23 Clock	king
2	Elect	rical Characteristics		2.24 Ther	mal
	2.1	Overall DC Electrical Characteristics	3	Hardware I	Design Considerations
	2.2	Power Sequencing25		3.1 Syste	em Clocking
	2.3	Power Characteristics		3.2 Powe	er Supply Design and Sequencing
	2.4	Input Clocks		3.3 Pin S	States in Deep Sleep State
	2.5	RESET Initialization		3.4 Deco	oupling Recommendations
	2.6	DDR2 and DDR3 SDRAM31		3.5 SerD	Des Block Power Supply Decoupling
	2.7	eSPI37		Reco	ommendations
	2.8	DUART39		3.6 Conr	nection Recommendations
	2.9	Ethernet: Enhanced Three-Speed Ethernet (eTSEC),		3.7 Pull-	Up and Pull-Down Resistor Requirements 115
		MII Management		3.8 Outp	out Buffer DC Impedance
	2.10	Ethernet Management Interface Electrical Characteristics		3.9 Conf	figuration Pin Muxing
		60		3.10 JTAG	G Configuration Signals
	2.11	USB62		3.11 Guid	lelines for High-Speed Interface Termination 119
	2.12	enhanced Local Bus Controller (eLBC)65	4	Ordering Ir	nformation
	2.13	Enhanced Secure Digital Host Controller (eSDHC)74		4.1 Part	Numbers Fully Addressed by this Document 121
	2.14	Programmable Interrupt Controller (PIC)		4.2 Part	Marking
	2.15	JTAG 76		4.3 Part	Numbering
	2.16	Serial ATA (SATA)	5	Package In	nformation
	2.17	l ² C84		5.1 Pack	kage Parameters for the FC-PBGA123
	2.18	GPIO87		5.2 Mech	hanical Dimensions of the FC-PBGA 124
	2.19	PCI88	6	Product Do	ocumentation125
	2.20	High-Speed Serial Interfaces	7	Document	Revision History

Pin Assignments and Reset States

1.1 Pin Map

See Table 1 for the MPC8535E pinout, which is a subset of the MPC8536E.




Figure 2. Chip Pin Map Bottom View




Figure 3. Chip Pin Map Detail A




Figure 4. Chip Pin Map Detail B

Table 1. Pinout Listing (continued)

Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes
	Programmable I	nterrupt Controller			
MCP	Machine check processor	Y14	I	OV _{DD}	_
UDE	Unconditional debug event	AB14	I	OV _{DD}	_
IRQ[0:8]	External interrupts	AG22,AF17,AB23, AF19,AG17,AF16, AA22,Y19,AB22	I	OV _{DD}	_
IRQ[9]/DMA_DREQ[3]	External interrupt/DMA request	AE13	I	OV_{DD}	1
IRQ[10]/DMA_DACK[3]	External interrupt/DMA Ack	AD13	I/O	OV _{DD}	1
IRQ[11]/DMA_DDONE[3]	External interrupt/DMA done	AD14	I/O	OV _{DD}	1
IRQ_OUT	Interrupt output	AC17	0	OV _{DD}	2,4
	Ethernet Mana	gement Interface			
EC_MDC	Management data clock	Y10	0	OV _{DD}	5,9,22
EC_MDIO	Management data In/Out	Y11	I/O	OV _{DD}	_
	Gigabit Re	ference Clock	-		•
EC_GTX_CLK125	Reference clock	AA6	I	LV _{DD}	31
	Three-Speed Ethernet Co	entroller (Gigabit Etherne	et 1)		1
TSEC1_TXD[7:0]	Transmit data	AA8,AA5,Y8,Y5,W3, W5,W4,W6	0	LV _{DD}	5,9,22
TSEC1_TX_EN	Transmit Enable	W1	0	LV _{DD}	23
TSEC1_TX_ER	Transmit Error	AB5	0	LV _{DD}	5,9
TSEC1_TX_CLK	Transmit clock In	AB4	I	LV _{DD}	_
TSEC1_GTX_CLK	Transmit clock Out	W2	0	LV _{DD}	_
TSEC1_CRS	Carrier sense	AA9	I/O	LV_DD	17
TSEC1_COL	Collision detect	AB6	I	LV_DD	_
TSEC1_RXD[7:0]	Receive data	AB3,AB7,AB8,Y6,AA2, Y3,Y1,Y2	I	LV _{DD}	_
TSEC1_RX_DV	Receive data valid	AA1	I	LV _{DD}	_
TSEC1_RX_ER	Receive data error	Y9	I	LV _{DD}	_
TSEC1_RX_CLK	Receive clock	AA3	I	LV _{DD}	_
	Three-Speed Ethernet Co	ontroller (Gigabit Etherne	et 3)		
TSEC3_TXD[7:0]	Transmit data	T12,V8,U8,V9,T8,T7, T5,T6	0	TV _{DD}	5,9,22
TSEC3_TX_EN	Transmit Enable	V5	0	TV_DD	23
TSEC3_TX_ER	Transmit Error	U9	0	TV _{DD}	5,9

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5

2.4 Input Clocks

2.4.1 System Clock Timing

This table provides the system clock (SYSCLK) AC timing specifications for the chip.

Table 6. SYSCLK AC Timing Specifications

At recommended operating conditions (see Table 2) with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	33	_	133	MHz	1
SYSCLK cycle time	t _{SYSCLK}	7.5	_	30	ns	_
SYSCLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	2.1	ns	2
SYSCLK duty cycle	t _{KHK} /t _{SYSCLK}	40	_	60	%	_
SYSCLK jitter	_	_	_	+/-150	ps	3, 4

Notes:

- Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum operating frequencies. See Section 2.23.2, "CCB/SYSCLK PLL Ratio," and Section 2.23.3, "e500 Core PLL Ratio," for ratio settings.
- 2. Rise and fall times for SYSCLK are measured at 0.6 V and 2.7 V.
- 3. The SYSCLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYSCLK drivers with the specified jitter.
- 4. For spread spectrum clocking, guidelines are +0% to -1% down spread at a modulation rate between 20 KHz and 60 KHz on SYSCLK.

2.4.2 PCI Clock Timing

When the PCI controller is configured for asynchronous operation, the reference clock for the PCI controller is not the SYSCLK input, but instead the PCI_CLK. This table provides the PCI reference clock AC timing specifications for the chip.

Table 7. PCICLK AC Timing Specifications

At recommended operating conditions (see Table 2) with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
PCICLK frequency	f _{PCICLK}	33	_	66	MHz	_
PCICLK cycle time	t _{PCICLK}	15	_	30	ns	_
PCICLK rise and fall time	t _{KH} , t _{KL}	0.6	1.0	2.1	ns	1
PCICLK duty cycle	t _{KHK} /t _{PCICLK}	40	_	60	%	_

Notes:

2.4.3 Real Time Clock Timing

The RTC input is sampled by the platform clock (CCB clock). The output of the sampling latch is then used as an input to the counters of the PIC and the TimeBase unit of the e500. There is no jitter specification. The minimum pulse width of the RTC signal should be greater than 2x the period of the CCB clock. That is, minimum clock high time is $2 \times t_{CCB}$, and minimum clock low time is $2 \times t_{CCB}$. There is no minimum RTC frequency; RTC may be grounded if not needed.

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5

^{1.} Rise and fall times for PCICLK are measured at 0.6 V and 2.7 V.

2.6.2.2 DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

This table contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.

Table 19. DDR SDRAM Output AC Timing Specifications

At recommended operating conditions with GVDD of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3.

Parameter	Symbol ¹	Min	Max	Unit	Notes
MCK[n] cycle time, MCK[n]/MCK[n] crossing	t _{MCK}	3.0	5	ns	2
ADDR/CMD output setup with respect to MCK	t _{DDKHAS}			ns	3
667 MHz		1.10	_		7
533 MHz		1.48	_		
400 MHz		1.95	_		
ADDR/CMD output hold with respect to MCK	t _{DDKHAX}			ns	3
667 MHz		1.10	_		7
533 MHz		1.48	_		
400 MHz		1.95	_		
MCS[n] output setup with respect to MCK	t _{DDKHCS}			ns	3
667 MHz		1.10	_		7
533 MHz		1.48	_		
400 MHz		1.95	_		
MCS[n] output hold with respect to MCK	t _{DDKHCX}			ns	3
667 MHz		1.10	_		7
533 MHz		1.48	_		
400 MHz		1.95	_		
MCK to MDQS Skew	t _{DDKHMH}			ns	4
<= 667 MHz		-0.6	0.6		7
MDQ/MECC/MDM output setup with respect to MDQS	t _{DDKHDS,} t _{DDKLDS}			ps	5
667 MHz		450	_		7
533 MHz		538	_		
400 MHz		700	_		
MDQ/MECC/MDM output hold with respect to MDQS	t _{DDKHDX} , t _{DDKLDX}			ps	5
667 MHz		450	_		7
533 MHz		538	_		
400 MHz		700	_		
MDQS preamble start	t _{DDKHMP}			ns	6

37

This figure provides the AC test load for the DDR bus.




Figure 11. DDR AC Test Load

2.7 eSPI

This section describes the DC and AC electrical specifications for the eSPI of the chip.

2.7.1 eSPI DC Electrical Characteristics

This table provides the DC electrical characteristics for the chip eSPI.

Table 20. SPI DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	V _{OH}	$I_{OH} = -6.0 \text{ mA}$	2.4	_	V
Output low voltage	V _{OL}	I _{OL} = 6.0 mA	_	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	_	0.4	V
Input high voltage	V _{IH}	_	2.0	OV _{DD} + 0.3	V
Input low voltage	V _{IL}	_	-0.3	0.8	V
Input current	I _{IN}	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{OV}_{\text{DD}}$	_	±10	μΑ

2.7.2 eSPI AC Timing Specifications

This table and provide the eSPI input and output AC timing specifications.

Table 21. SPI AC Timing Specifications¹

Characteristic	Symbol ²	Min	Max	Unit	Note
SPI_MOSI output—Master data hold time	t _{NIKHOX}	0.5			3
	t _{NIKHOX}	4.0	_	ns	4
SPI_MOSI output—Master data delay	t _{NIKHOV}		6.0		3
	t _{NIKHOV}	_	7.4	ns	4
SPI_CS outputs—Master data hold time	t _{NIKHOX2}	0	_	ns	_

This figure shows the GMII transmit AC timing diagram.




Figure 16. GMII Transmit AC Timing Diagram

2.9.2.2.2 GMII Receive AC Timing Specifications

This table provides the GMII receive AC timing specifications.

Table 29. GMII Receive AC Timing Specifications

At recommended operating conditions with L/TV_{DD} of 3.3 V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
RX_CLK clock period	t _{GRX}	_	8.0	_	ns
RX_CLK duty cycle	t _{GRXH} /t _{GRX}	35	_	65	%
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{GRDVKH}	2.0	_	_	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t _{GRDXKH}	0	_	_	ns
RX_CLK clock rise (20%-80%)	t _{GRXR}	_	_	1.0	ns
RX_CLK clock fall time (80%-20%)	t _{GRXF}	_	_	1.0	ns

Note:

1. The symbols used for timing specifications herein follow the pattern of t_(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{GRDVKH} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{RX} clock reference (K) going to the high state (H) or setup time. Also, t_{GRDXKL} symbolizes GMII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{GRX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{GRX} represents the GMII (G) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

This figure provides the AC test load for eTSEC.




Figure 17. eTSEC AC Test Load

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5




Figure 22. TBI Transmit AC Timing Diagram

2.9.2.4.2 TBI Receive AC Timing Specifications

This table provides the TBI receive AC timing specifications.

Table 33. TBI Receive AC Timing Specifications

At recommended operating conditions with L/TV_{DD} of 3.3 V \pm 5%.

Parameter/Condition ²	Symbol ¹	Min	Тур	Max	Unit
Clock period for TBI Receive Clock 0, 1	t _{TRX}	_	16.0	_	ns
Skew for TBI Receive Clock 0, 1	t _{SKTRX}	7.5	_	8.5	ns
Duty cycle for TBI Receive Clock 0, 1	t _{TRXH} /t _{TRX}	40	_	60	%
RCG[9:0] setup time to rising edge of TBI Receive Clock 0, 1	t _{TRDVKH}	2.5	_	_	ns
RCG[9:0] hold time to rising edge of TBI Receive Clock 0, 1	t _{TRDXKH}	1.5	_	_	ns
Clock rise time (20%-80%) for TBI Receive Clock 0, 1	t _{TRXR}	0.7	_	2.4	ns
Clock fall time (80%-20%) for TBI Receive Clock 0, 1	t _{TRXF}	0.7	_	2.4	ns

Note:

- 1. The symbols used for timing specifications herein follow the pattern of t_(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).
- 2. The signals "TBI Receive Clock 0" and "TBI Receive Clock 1" refer to TSECn_RX_CLK and TSECn_TX_CLK pins respectively. These two clock signals are also referred as PMA_RX_CLK[0:1].

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5

Table 36. RMII Transmit AC Timing Specifications (continued)

At recommended operating conditions with L/TV_{DD} of 3.3 V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
Rise time TSECn_TX_CLK (20%–80%)	t _{RMTR}	1.0	_	2.0	ns
Fall time TSECn_TX_CLK (80%-20%)	t _{RMTF}	1.0	_	2.0	ns
TSECn_TX_CLK to RMII data TXD[1:0], TX_EN delay	t _{RMTDX}	2.0	_	10.0	ns

Note:

 $1. \ The \ symbols \ used \ for \ timing \ specifications \ herein \ follow \ the \ pattern \ of \ t_{(first \ two \ letters \ of \ functional \ block)(signal)(state)}$ (reference)(state) for inputs and $t_{(first\ two\ letters\ of\ functional\ block)}(reference)(state)(signal)(state)$ for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

This figure shows the RMII transmit AC timing diagram.




Figure 26. RMII Transmit AC Timing Diagram

2.9.2.7.2 **RMII Receive AC Timing Specifications**

Table 37. RMII Receive AC Timing Specifications

At recommended operating conditions with L/TV_{DD} of 3.3 V \pm 5%.

Parameter/Condition	Symbol ¹	Min	Тур	Max	Unit
TSECn_RX_CLK clock period	t _{RMR}	15.0	20.0	25.0	ns
TSECn_RX_CLK duty cycle	t _{RMRH}	35	50	65	%
TSECn_RX_CLK peak-to-peak jitter	t _{RMRJ}	_	_	250	ps
Rise time TSECn_RX_CLK (20%–80%)	t _{RMRR}	1.0	_	2.0	ns

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5 52 Freescale Semiconductor

57

Table 40	SGMII DC	Receiver Electr	rical Characteristics	(continued)
Iable 40	. Julili DC	neceivel Electi	illai Ciiaiali ll iisiils	(COIIIIIIueu

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Receiver differential input impedance	Z _{RX_DIFF}	80	100	120	Ω	_
Receiver common mode input impedance	Z _{RX_CM}	20	_	35	Ω	_
Common mode input voltage	V _{CM}	_	V _{xcorevss}	_	V	6

Notes:

- 1. Input must be externally AC-coupled.
- 2. V_{RX DIFFp-p} is also referred to as peak to peak input differential voltage
- 3. The concept of this parameter is equivalent to the Electrical Idle Detect Threshold parameter in PCI Express. See Table 72 for further explanation.
- 4. The LSTS shown in the table refers to the LSTSA or LSTSE bit field of chip's SerDes 2 control register.
- 5. $V_{CM\ ACp-p}$ is also referred to as peak to peak AC common mode voltage.
- 6. On-chip termination to S2GND (xcorevss).

2.9.3.4 SGMII AC Timing Specifications

This section describes the SGMII transmit and receive AC timing specifications. Transmitter and receiver characteristics are measured at the transmitter outputs (SD2_TX[n] and $\overline{SD2_TX}[n]$) or at the receiver inputs (SD2_RX[n] and $\overline{SD2_RX}[n]$) as depicted in Figure 32 respectively.

2.9.3.4.1 SGMII Transmit AC Timing Specifications

This table provides the SGMII transmit AC timing targets. A source synchronous clock is not provided.

Table 41. SGMII Transmit AC Timing Specifications

At recommended operating conditions with $X2V_{DD} = 1.0V \pm 5\%$.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic Jitter	JD	_	_	0.17	UI p-p	_
Total Jitter	JT	_	_	0.35	UI p-p	_
Unit Interval	UI	799.92	800	800.08	ps	1
V _{OD} fall time (80%-20%)	tfall	50	_	120	ps	_
V _{OD} rise time (20%-80%)	t _{rise}	50	_	120	ps	_

Notes:

1. Each UI is 800 ps \pm 100 ppm.

2.9.3.4.2 SGMII Receive AC Timing Specifications

This table provides the SGMII receive AC timing specifications. Source synchronous clocking is not supported. Clock is recovered from the data. Figure 31 shows the SGMII Receiver Input Compliance Mask eye diagram.

Table 42. SGMII Receive AC Timing Specifications

At recommended operating conditions with $X2V_{DD} = 1.0V \pm 5\%$.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic Jitter Tolerance	JD	0.37	_	_	UI p-p	1
Combined Deterministic and Random Jitter Tolerance	JDR	0.55	_	_	UI p-p	1
Sinusoidal Jitter Tolerance	JSIN	0.1	_	_	UI p-p	1
Total Jitter Tolerance	JT	0.65	_	_	UI p-p	1
Bit Error Ratio	BER	_	_	10 ⁻¹²		_
Unit Interval	UI	799.92	800	800.08	ps	2
AC Coupling Capacitor	C _{TX}	5	_	200	nF	3

Notes:

- 1. Measured at receiver.
- 2. Each UI is 800 ps ± 100 ppm.
- 3. The external AC coupling capacitor is required. It is recommended to be placed near the chip transmitter outputs.




Figure 31. SGMII Receiver Input Compliance Mask

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5

2.12 enhanced Local Bus Controller (eLBC)

This section describes the DC and AC electrical specifications for the local bus interface of the chip.

2.12.1 Local Bus DC Electrical Characteristics

This table provides the DC electrical characteristics for the local bus interface operating at $BV_{DD} = 3.3 \text{ V DC}$.

Table 48. Local Bus DC Electrical Characteristics (3.3 V DC)

Parameter	Symbol	Min	Max	Unit
Supply voltage 3.3V	BV _{DD}	3.13	3.47	V
High-level input voltage	V _{IH}	1.9	BV _{DD} + 0.3	V
Low-level input voltage	V_{IL}	-0.3	0.8	V
Input current (BV _{IN} ¹ = 0 V or BV _{IN} = BV _{DD})	I _{IN}	_	±5	μΑ
High-level output voltage (BV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V
Low-level output voltage (BV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V

Note:

This table provides the DC electrical characteristics for the local bus interface operating at $BV_{DD} = 2.5 \text{ V DC}$.

Table 49. Local Bus DC Electrical Characteristics (2.5 V DC)

Parameter	Symbol	Min	Max	Unit
Supply voltage 2.5V	BV _{DD}	2.37	2.63	V
High-level input voltage	V _{IH}	1.70	BV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.7	V
Input current	I _{IH}	_	10	μΑ
$(BV_{IN}^{1} = 0 \text{ V or } BV_{IN} = BV_{DD})$	I _{IL}		-15	
High-level output voltage (BV _{DD} = min, I _{OH} = -1 mA)	V _{OH}	2.0	BV _{DD} + 0.3	V
Low-level output voltage (BV _{DD} = min, I _{OL} = 1 mA)	V _{OL}	GND – 0.3	0.4	V

Note:

1. Note that the symbol ${\rm BV}_{\rm IN}$, in this case, represents the ${\rm BV}_{\rm IN}$ symbol referenced in Table 1.

^{1.} The symbol ${\rm BV}_{\rm IN}$, in this case, represents the ${\rm BV}_{\rm IN}$ symbol referenced in Table 1.

This table provides the DC electrical characteristics for the local bus interface operating at $BV_{DD} = 1.8 \text{ V DC}$.

Table 50. Local Bus DC Electrical Characteristics (1.8 V DC)

Parameter	Symbol	Condition	Min	Max	Unit
Supply voltage 1.8V	BV _{DD}	_	1.71	1.89	V
High-level input voltage	V _{IH}	_	0.65*BV _{DD}	0.3+BV _{DD}	V
Low-level input voltage	V _{IL}	_	-0.3	0.35*BV _{DD}	V
Input current (BV _{IN} ¹ = 0 V or BV _{IN} = BV _{DD})	I _{IN}	_	-15	10	μΑ
High-level output voltage	V _{OH}	$I_{OH} = -100 \ \mu A$	BV _{DD} – 0.2	_	V
		I _{OH} = -2 mA	BV _{DD} - 0.45	_	
Low-level output voltage	V _{OL}	I _{OH} = 100 μA	_	0.2	V
		I _{OH} = 2 mA	_	0.45	

Note:

2.12.2 Local Bus AC Electrical Specifications

This table describes the general timing parameters of the local bus interface at $BV_{DD} = 3.3 \text{ V DC}$. For information about the frequency range of local bus see Section 2.23.1, "Clock Ranges."

Table 51. Local Bus General Timing Parameters (BV $_{DD}$ = 3.3 V DC)

Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	7.5	12	ns	2
Local bus duty cycle	t _{LBKH} /t _{LBK}	43	57	%	_
LCLK[n] skew to LCLK[m] or LSYNC_OUT	tlbkskew		150	ps	7
Input setup to local bus clock (except LUPWAIT)	t _{LBIVKH1}	1.8	_	ns	3, 4
LUPWAIT input setup to local bus clock	t _{LBIVKH2}	1.7	_	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	t _{LBIXKH1}	1.0	_	ns	3, 4
LUPWAIT input hold from local bus clock	t _{LBIXKH2}	1.0	_	ns	3, 4
LALE output transition to LAD/LDP output transition (LATCH setup and hold time)	t _{LBOTOT}	1.5	_	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	t _{LBKHOV1}	_	2.3	ns	_
Local bus clock to data valid for LAD/LDP	t _{LBKHOV2}	_	2.4	ns	3
Local bus clock to address valid for LAD	t _{LBKHOV3}	_	2.3	ns	3
Local bus clock to LALE assertion	t _{LBKHOV4}		2.3	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t _{LBKHOX1}	0.7	_	ns	3

^{1.} Note that the symbol ${\rm BV}_{\rm IN}$, in this case, represents the ${\rm BV}_{\rm IN}$ symbol referenced in Table 1.

87

2.18 **GPIO**

This section describes the DC and AC electrical specifications for the GPIO interface of the chip.

2.18.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for the GPIO interface.

Table 65. GPIO DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	- 0.3	0.8	V
Input current (V _{IN} ¹ = 0 V or V _{IN} = V _{DD)}	I _{IN}	_	±5	μΑ
High-level output voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V
Low-level output voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V

Note:

2.18.2 GPIO AC Electrical Specifications

This table provides the GPIO input and output AC timing specifications.

Table 66. GPIO Input and Output AC Timing Specifications¹

Characteristic	Symbol ²	Min	Unit	Notes
GPIO inputs—minimum pulse width	t _{PIWID}	7.5	ns	3
GPIO outputs—minimum pulse width	t _{GTOWID}	12	ns	_

Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- 2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation.
- 3. The minimum pulse width is a function of the MPX/Platform clock. The minimum pulse width must be greater than or equal to 4 times the MPX/Platform clock period.

This figure provides the AC test load for the GPIO.




Figure 53. GPIO AC Test Load

^{1.} The symbol V_{IN}, in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

This figure shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Since LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with chip's SerDes reference clock input's DC requirement, AC-coupling has to be used. This figure assumes that the LVPECL clock driver's output impedance is 50Ω . R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from 140Ω to 240Ω depending on clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's $50-\Omega$ termination resistor to attenuate the LVPECL output's differential peak level such that it meets the chip's SerDes reference clock's differential input amplitude requirement (between 200mV and 800mV differential peak). For example, if the LVPECL output's differential peak is 900mV and the desired SerDes reference clock input amplitude is selected as 600mV, the attenuation factor is 0.67, which requires $R2 = 25\Omega$. Please consult clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.




Figure 64. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)

This figure shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with chip's SerDes reference clock input's DC requirement.




Figure 65. Single-Ended Connection (Reference Only)

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5

105

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

NOTE

The reference impedance for return loss measurements is 50. to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50. probes—see Figure 71). Note that the series capacitors, CTX, are optional for the return loss measurement.




Figure 70. Minimum Receiver Eye Timing and Voltage Compliance Specification

2.22.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in the following figure.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.




Figure 71. Compliance Test/Measurement Load

2.23 Clocking

This section describes the PLL configuration of the chip. Note that the platform clock is identical to the core complex bus (CCB) clock.

The heat sink removes most of the heat from the chip for most applications. Heat generated on the active side of the chip is conducted through the silicon and through the heat sink attach material (or thermal interface material), and finally to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

2.24.3.2 Thermal Interface Materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increased contact pressure. This performance characteristic chart is generally provided by the thermal interface vendors.

3 Hardware Design Considerations

This section provides electrical and thermal design recommendations for successful application of the chip.

3.1 System Clocking

This chip includes seven PLLs:

- The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio
 between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in
 Section 2.23.2, "CCB/SYSCLK PLL Ratio."
- The e500 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 2.23.3, "e500 Core PLL Ratio."
- The PCI PLL generates the clocking for the PCI bus
- The local bus PLL generates the clock for the local bus.
- There is a PLL for the SerDes1 block to be used for PCI Express interface
- There is a PLL for the SerDes2 block to be used for SGMII and SATA interfaces.
- The DDR PLL generates the DDR clock from the externally supplied DDRCLK input in asynchronous mode. The
 frequency ratio between the DDR clock and DDRCLK is described in Section 2.23.4, "DDR/DDRCLK PLL Ratio."

3.2 Power Supply Design and Sequencing

3.2.1 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV_{DD}_PLAT, AV_{DD}_CORE, AV_{DD}_PCI, AV_{DD}_LBIU, and AV_{DD}_SRDS respectively). The AV_{DD} level should always be equivalent to V_{DD} , and preferably these voltages will be derived directly from V_{DD} through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits per PLL power supply as illustrated in Figure 75, one to each of the AV_{DD} pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.


This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AV_{DD} pin, which is on the periphery of 783 FC-PBGA the footprint, without the inductance of vias.

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5

4.2 Part Marking

Parts are marked as in the example shown in the following figure.



Notes:

FC-PBGA

MMMMM is the 5-digit mask number. ATWLYYWW is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

Figure 80. Part Marking for FC-PBGA

4.3 Part Numbering

These tables list all part numbers that are offered for the chip.

Table 83. MPC8535 Part Numbers Commercial Tier

Core/Platform/ DDR (MHz)	Standard Temp Without Security	Standard Temp With Security	Notes
600/400/400	MPC8535AVTAKG(A)	MPC8535EAVTAKG(A)	_
800/400/400	MPC8535AVTANG(A)	MPC8535EAVTANG(A)	_
1000/400/400	MPC8535AVTAQG(A)	MPC8535EAVTAQG(A)	_
1250/500/500	MPC8535AVTATH(A)	MPC8535EAVTATH(A)	_
1250/500/667	MPC8535AVTATLA	MPC8535EAVTATLA	_

Table 84. MPC8535 Part Numbers Industrial Tier

Core/Platform/ DDR (MHz)	Standard Temp Without Security	Standard Temp With Security	Extended Temp Without Security	Extended Temp With Security	Notes
600/400/400	MPC8535BVTAKG(A)	MPC8535EBVTAKG(A)	MPC8535CVTAKG(A)	MPC8535ECVTAKG(A)	1
800/400/400	MPC8535BVTANG(A)	MPC8535EBVTANG(A)	MPC8535CVTANG(A)	MPC8535ECVTANG(A)	
1000/400/400	MPC8535BVTAQG(A)	MPC8535EBVTAQG(A)	MPC8535CVTAQG(A)	MPC8535ECVTAQG(A)	
1250/500/500	MPC8535BVTATH(A)	MPC8535EBVTATH(A)	MPC8535CVTATH(A)	MPC8535ECVTATH(A)	
1250/500/667	MPC8535BVTATLA	MPC8535EBVTATLA	MPC8535CVTATLA	MPC8535ECVTATLA	

Note:

1. The last letter A indicates a Rev 1.2 silicon. It would be Rev 1.0 or Rev 1.1 silicon without a letter A

MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5