

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LCD, LVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 29x12b, 2x16b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gc006t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin	Pin Num	ber/Grid L	ocator		Input	
Function	64-Pin TQFP/QFN	100-Pin TQFP	121-Pin BGA	I/O	Buffer	Description
RG0	_	90	A5	I/O	ST	PORTG Digital I/Os.
RG1	_	89	E6	I/O	ST	
RG2	37	57	H10	I/O	ST	1
RG3	36	56	J11	I/O	ST	1
RG6	4	10	E3	I/O	ST	
RG7	5	11	F4	I/O	ST	
RG8	6	12	F2	I/O	ST	7
RG9	8	14	F3	I/O	ST	7
RG12	_	96	C3	I/O	ST	7
RG13	—	97	A3	I/O	ST	7
RG14	_	95	C4	I/O	ST	7
RG15	—	1	B2	I/O	ST	1
RP0	16	25	K2	I/O	ST	Remappable Peripherals (input or output).
RP1	15	24	K1	I/O	ST	7
RP2	42	68	E9	I/O	ST	7
RP3	44	70	D11	I/O	ST	]
RP4	43	69	E10	I/O	ST	
RP5	—	48	K9	I/O	ST	
RP6	17	26	L1	I/O	ST	
RP7	18	27	J3	I/O	ST	
RP10	31	49	L10	I/O	ST	
RP11	46	72	D9	I/O	ST	
RP12	45	71	C11	I/O	ST	
RP13	14	23	J2	I/O	ST	
RP14	29	43	K7	I/O	ST	
RP15	—	53	J10	I/O	ST	
RP16	33	51	K10	I/O	ST	
RP17	32	50	L11	I/O	ST	
RP18	11	20	H1	I/O	ST	
RP19	6	12	F2	I/O	ST	
RP20	53	82	B8	I/O	ST	4
RP21	4	10	E3	I/O	ST	4
RP22	51	78	B9	I/O	ST	4
RP23	50	77	A10	I/O	ST	4
RP24	49	76	A11	I/O	ST	4
RP25	52	81	C8	I/O	ST	4
RP26	5	11	F4	I/O	ST	4
RP27	8	14	F3	I/O	ST	4
RP28	12	21	H2	I/O	ST	4
RP29	30	44	L8	I/O	ST	4
RP30	—	52	K11	I/O	ST	
RP31	—	39	L6	I/O	ST	Jer input buffer

## TABLE 1-3: PIC24FJ128GC010 FAMILY PINOUT DESCRIPTION (CONTINUED)

ANA = Analog level input/output

ST = Schmitt Trigger input buffer  $I^2C = I^2C/SMBus$  input buffer

## TABLE 4-35: PERIPHERAL PIN SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	—	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	_	—	—	_	_	—	—	—	003F
RPINR1	0682		_	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0	-	_	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	3F00
RPINR2	0684	_	—	_	_	_	_	_	—	_	_	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0	3F3F
RPINR7	068E	_	—	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	_	_	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	3F3F
RPINR8	0690	_	—	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	_	_	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	3F3F
RPINR9	0692	_	—	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0	_	_	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	3F3F
RPINR10	0694	_	—	IC8R5	IC8R4	IC8R3	IC8R2	IC8R1	IC8R0	_	_	IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0	003F
RPINR11	0696	_	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0	_	_	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	3F3F
RPINR15	069E	_	—	IC9R5	IC9R4	IC9R3	IC9R2	IC9R1	IC9R0	_	_	_	_	—	_	_	_	3F00
RPINR17	06A2	_	—	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0	_	_	_	_	—	_	_	_	3F00
RPINR18	06A4	_	—	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	_	_	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	3F3F
RPINR19	06A6	_	—	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0	_	_	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	3F3F
RPINR20	06A8	_	—	SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	_	_	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	3F3F
RPINR21	06AA	_	—	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0	_	_	SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	3F3F
RPINR22	06AC	_	—	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	_	_	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	3F3F
RPINR23	06AE	_	_	TMRCKR5	TMRCKR4	TMRCKR3	TMRCKR2	TMRCKR1	TMRCKR0	_	_	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	003F
RPINR27	06B6	_	_	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0	_	_	U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0	3F3F
RPINR30	06BC	_	_	_	_	_	_		—	_	_	MDMIR5	MDMIR4	MDMIR3	MDMIR2	MDMIR1	MDMIR0	003F
RPINR31	06BE			MDC2R5	MDC2R4	MDC2R3	MDC2R2	MDC2R1	MDC2R0	_	_	MDC1R5	MDC1R4	MDC1R3	MDC1R2	MDC1R1	MDC1R0	3F3F

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in 64-pin devices, read as '0'.



## TABLE 8-1: TRAP VECTOR DETAILS

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
DAC2IE	DAC1IE	CTMUIE		_		_	HLVDIE
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0
—	—	—	—	CRCIE	U2ERIE	U1ERIE	—
bit 7							bit (
Legend:							
R = Readab	le hit	W = Writable	hit	U = Unimplem	ented hit read	1 as 'O'	
-n = Value a		'1' = Bit is set	on	'0' = Bit is clea		x = Bit is unkn	own
							OWIT
bit 15	DAC2IE: DAC	C Converter 2 II	nterrupt Enable	e bit			
		request is enab					
	0 = Interrupt	request is not e	enabled				
bit 14	DAC1IE: DAC	C Converter 1 Ir	nterrupt Enable	e bit			
		request is enab					
		request is not e					
bit 13		MU Interrupt Er					
		request is enab request is not e					
bit 12-9	•	ted: Read as '0					
bit 8	-	/Low-Voltage		t Enable bit			
		request is enab					
		request is not e					
bit 7-4	Unimplement	ted: Read as 'd	)'				
bit 3	CRCIE: CRC	Generator Inte	rrupt Enable bi	it			
		request is enab					
		request is not e					
bit 2		RT2 Error Interr	•				
		request is enab request is not e					
bit 1	•	RT1 Error Interr					
		request is enab					
	0 = Interrupt	request is not e	enabled				

### REGISTER 8-17: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

## REGISTER 8-26: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	IC8IP2	IC8IP1	IC8IP0		IC7IP2	IC7IP1	IC7IP0
oit 15						•	bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_			_		INT1IP2	INT1IP1	INT1IP0
oit 7							bit (
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
oit 15	Unimpleme	nted: Read as '	D'				
bit 14-12	-	Input Capture C		rupt Priority bit	s		
		upt is Priority 7 (			0		
	•			y menupt)			
	•						
	•						
		upt is Priority 1 upt source is dis	abled				
bit 11	000 = Interr						
bit 11 bit 10-8	000 = Interro Unimplement	upt source is dis	כ'	rupt Priority bit	s		
	000 = Interr Unimpleme IC7IP<2:0>:	upt source is dis nted: Read as '(	o' Channel 7 Inter		s		
	000 = Interr Unimpleme IC7IP<2:0>:	upt source is dis nted: Read as '( Input Capture C	o' Channel 7 Inter		s		
	000 = Interr Unimpleme IC7IP<2:0>:	upt source is dis nted: Read as '( Input Capture C	o' Channel 7 Inter		s		
	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • •	upt source is dis n <b>ted:</b> Read as '( Input Capture C upt is Priority 7 (	o' Channel 7 Inter		S		
	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • • 001 = Intern	upt source is dis nted: Read as '( Input Capture C upt is Priority 7 ( upt is Priority 1	<sub>0</sub> , Channel 7 Inter (highest priorit		s		
bit 10-8	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern	upt source is dis nted: Read as '( Input Capture C upt is Priority 7 ( upt is Priority 1 upt source is dis	<sub>D</sub> ' Channel 7 Inter (highest priorit) abled		S		
bit 10-8	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern	upt source is dis nted: Read as '( Input Capture C upt is Priority 7 ( upt is Priority 1 upt source is dis nted: Read as '(	<sup>D'</sup> Channel 7 Inter (highest priorit) abled	y interrupt)	S		
	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimplemen INT1IP<2:0>	upt source is dis nted: Read as '( Input Capture C upt is Priority 7 ( upt is Priority 1 upt source is dis nted: Read as '( : External Interr	<sub>D</sub> ' Channel 7 Inter (highest priority abled D' cupt 1 Priority b	y interrupt)	S		
bit 10-8	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimplemen INT1IP<2:0>	upt source is dis nted: Read as '( Input Capture C upt is Priority 7 ( upt is Priority 1 upt source is dis nted: Read as '(	<sub>D</sub> ' Channel 7 Inter (highest priority abled D' cupt 1 Priority b	y interrupt)	s		
bit 10-8	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimplemen INT1IP<2:0>	upt source is dis nted: Read as '( Input Capture C upt is Priority 7 ( upt is Priority 1 upt source is dis nted: Read as '( : External Interr	<sub>D</sub> ' Channel 7 Inter (highest priority abled D' cupt 1 Priority b	y interrupt)	S		
bit 10-8	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern • • 001 = Intern 000 = Intern Unimplemen INT1IP<2:0>	upt source is dis nted: Read as '( Input Capture C upt is Priority 7 ( upt is Priority 1 upt source is dis nted: Read as '( : External Interr	<sub>D</sub> ' Channel 7 Inter (highest priority abled D' cupt 1 Priority b	y interrupt)	S		
bit 10-8	000 = Intern Unimplemen IC7IP<2:0>: 111 = Intern	upt source is dis nted: Read as '( Input Capture C upt is Priority 7 ( upt is Priority 1 upt source is dis nted: Read as '( : External Interr	<sup>D'</sup> Channel 7 Inter (highest priorit) abled D' upt 1 Priority I (highest priorit)	y interrupt)	S		

## REGISTER 8-44: IPC26: INTERRUPT PRIORITY CONTROL REGISTER 26

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	FSTIP2	FSTIP1	FSTIP0
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	SDA1IP2	SDA1IP1	SDA1IP0	—	AMP2IP2	AMP2IP1	AMP2IP0
bit 7							bit 0

Legend:								
R = Readab	le bit	W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15-11	Unimple	mented: Read as '0'						
bit 10-8	FSTIP<2	::0>: FRC Self-Tune Interrupt	Priority bits					
	111 = In	terrupt is Priority 7 (highest p	riority interrupt)					
	•							
	•							
	• 001 = In	terrupt is Priority 1						
		terrupt source is disabled						
bit 7		mented: Read as '0'						
bit 6-4	-	<2:0>: Sigma-Delta A/D Conv	erter Interrunt Priority hits					
		terrupt is Priority 7 (highest p						
	•	terrupt is i nonty / (nighest p	nonty interrupt)					
	•							
	•							
	001 = Interrupt is Priority 1							
		terrupt source is disabled						
bit 3	Unimple	mented: Read as '0'						
bit 2-0	AMP2IP	<2:0>: Op Amp 2 Interrupt Pr	iority bits					
	111 = In	terrupt is Priority 7 (highest p	riority interrupt)					
	•							
	•							
	• 001 = In	terrupt is Priority 1						
	001 = In 000 = In							

#### REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits
  - 11111 = This OC module<sup>(1)</sup>
  - 11110 = OCTRIG1 external input
  - 11101 = OCTRIG2 external input
  - 11100 = CTMU<sup>(2)</sup>
  - 11011 = Pipeline A/D<sup>(2)</sup>
  - $11010 = \text{Comparator } 3^{(2)}$
  - 11001 = Comparator 2<sup>(2)</sup> 11000 = Comparator 1<sup>(2)</sup>
  - 10111 =Input Capture 8<sup>(2)</sup>
  - 10110 =Input Capture 7<sup>(2)</sup>
  - $10101 = \text{Input Capture } 6^{(2)}$
  - $10100 = \text{Input Capture 5}^{(2)}$
  - 10011 =Input Capture 4<sup>(2)</sup>
  - $10010 = \text{Input Capture 3}^{(2)}$
  - 10010 = Input Capture 3(\*)10001 = Input Capture 2(2)
  - $10000 = \text{Input Capture } 1^{(2)}$
  - 01111 = Timer5
  - 01110 = Timer4
  - 01101 = Timer3
  - 01100 = Timer3
  - 01011 = Timer1
  - $01010 = \text{Input Capture 9}^{(2)}$
  - 01001 =Output Compare 9<sup>(1)</sup>
  - 01000 =Output Compare  $8^{(1)}$
  - 00111 = Output Compare 7<sup>(1)</sup>
  - 00110 = Output Compare 6<sup>(1)</sup>
  - 00101 =Output Compare 5<sup>(1)</sup>
  - 00100 = Output Compare 4<sup>(1)</sup>
  - 00011 = Output Compare 3<sup>(1)</sup>
  - $00010 = \text{Output Compare 2}^{(1)}$
  - 00001 = Output Compare 1<sup>(1)</sup>
  - 00000 = Not synchronized to any other module
- **Note 1:** Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSELx setting.
  - 2: Use these inputs as trigger sources only and never as sync sources.
  - 3: The DCB<1:0> bits are double-buffered in PWM modes only (OCM<2:0> (OCxCON1<2:0>) = 111, 110).

To set up the SPIx module for the Standard Master mode of operation:

- 1. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFSx register.
  - b) Set the SPIxIE bit in the respective IECx register.
  - c) Write the SPIxIP<2:0> bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPIx module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFSx register.
  - b) Set the SPIxIE bit in the respective IECx register.
  - c) Write the SPIxIP<2:0> bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

## FIGURE 16-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)



R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN <sup>(1)</sup>	—	USIDL	IREN <sup>(2)</sup>	RTSMD	—	UEN1	UEN0
bit 15		·					bit 8
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0
Legend:		HC = Hardward	e Clearable bi	t			
R = Readabl	e bit	W = Writable b	it	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	UARTEN: UA	RTx Enable bit <sup>(*</sup>	1)				
		enabled, all UA					
		disabled, all UAF	RTx pins are co	ontrolled by port	latches; UARTx	power consump	otion is minimal
bit 14	-	ted: Read as '0'					
bit 13		x Stop in Idle M					
		ues module ope s module operat			e mode		
bit 12		Encoder and De					
		der and decode					
		oder and decode					
bit 11	RTSMD: Mod	e Selection for $\overline{l}$	JxRTS Pin bit				
	1 = UxRTS pi	in is in Simplex i in is in Flow Cor	node				
bit 10	Unimplement	ted: Read as '0'					
bit 9-8	UEN<1:0>: U	ARTx Enable bi	S				
	10 = UxTX, U 01 = UxTX, U	xRX and BCLKx xRX, UxCTS an xRX and UxRTS nd UxRX pins an atches	d UxRTS pins	are enabled and bled and used;	nd used UxCTS pin is o	controlled by po	rt latches
bit 7		-up on Start Bit					
		ill continue to sa are on the follow up is enabled	•		is generated on	the falling edge	e, bit is cleared
bit 6	LPBACK: UA	RTx Loopback I	Node Select b	it			
	1 = Enables I	_oopback mode					
bit 5	ABAUD: Auto	-Baud Enable b	it				
	cleared in	baud rate meas hardware upor e measurement	completion		er – requires re	eception of a Sy	nc field (55h);
		he peripheral in eripheral Pin Se				vailable RPn/RF	PIn pin. See
		nly available for t	. ,				
		-			-		

## 19.1 Hardware Configuration

### 19.1.1 DEVICE MODE

#### 19.1.1.1 D+ Pull-up Resistor

PIC24FJ128GC010 family devices have a built-in 1.5 kΩ resistor on the D+ line that is available when the microcontroller is operating in Device mode. This is used to signal an external host that the device is operating in Full-Speed Device mode. It is engaged by setting the USBEN bit (U1CON<0>) and powering up the USB module (USBPWR = 1). If the OTGEN bit (U1OTGCON<2>) is set, then the D+ pull-up is enabled through the DPPULUP bit (U1OTGCON<7>).

#### 19.1.1.2 The VBUS Pin

In order to meet the USB 2.0 specification requirement relating to the back drive voltage on the D+/D- pins, the USB module incorporates VBUS-level sensing comparators. When the comparators detect the VBUS level below the VA\_SESS\_VLD level, the hardware will automatically disable the D+ pull-up resistor described in **Section 19.1.1.1** "D+ Pull-up Resistor". This allows the device to automatically meet the back drive requirement for D+ and D-, even if the application firmware does not explicitly monitor the VBUS level. Therefore, the VBUS microcontroller pin should not be left floating in USB Device mode application designs and should normally be connected to the VBUS pin on the USB connector/cable (either directly or through a small resistance  $\leq$  100 ohms).

#### 19.1.1.3 Power Modes

Many USB applications will likely have several different sets of power requirements and configuration. The most common power modes encountered are:

- Bus Power Only mode
- · Self-Power Only mode
- Dual Power with Self-Power Dominance

Bus Power Only mode (Figure 19-2) is effectively the simplest method. All power for the application is drawn from the USB.

To meet the inrush current requirements of the *"USB 2.0 OTG Specification"*, the total effective capacitance, appearing across VBUS and ground, must be no more than 10  $\mu$ F.

In the USB Suspend mode, devices must consume no more than 2.5 mA from the 5V VBUS line of the USB cable. During the USB Suspend mode, the D+ or Dpull-up resistor must remain active, which will consume some of the allowed suspend current.

In Self-Power Only mode (Figure 19-3), the USB application provides its own power, with very little power being pulled from the USB. Note that an attach indication is added to indicate when the USB has been connected and the host is actively powering VBUS.

To meet compliance specifications, the USB module (and the D+ or D- pull-up resistor) should not be enabled until the host actively drives VBUS high. One of the 5.5V tolerant I/O pins may be used for this purpose.

The application should never source any current onto the 5V VBUS pin of the USB cable when the USB module is operated in USB Device mode.

The Dual Power mode with Self-Power Dominance (Figure 19-4) allows the application to use internal power primarily, but switch to power from the USB when no internal power is available. Dual power devices must also meet all of the special requirements for inrush current and Suspend mode current previously described, and must not enable the USB module until VBUS is driven high.

#### FIGURE 19-2: BUS POWER ONLY INTERFACE EXAMPLE



FIGURE 19-3: SELF-POWER ONLY



FIGURE 19-4:

DUAL POWER EXAMPLE



## 19.3 USB Interrupts

The USB OTG module has many conditions that can be configured to cause an interrupt. All interrupt sources use the same interrupt vector.

Figure 19-8 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the U1IE and U1IR registers, respectively. The second level consists of USB error conditions, which are enabled and flagged in the U1EIR and U1EIE registers.

An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level. Unlike the device-level interrupt flags in the IFSx registers, USB interrupt flags in the U1IR registers can only be cleared by writing a '1' to the bit position.

Interrupts may be used to trap routine events in a USB transaction. Figure 19-9 provides some common events within a USB frame and their corresponding interrupts.

## FIGURE 19-8: USB OTG INTERRUPT FUNNEL



RW-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
CPEN		_	—	_	_	_	_					
bit 15	·	•					bit					
U-0	U-0	RW-1	RW-1	RW-1	RW-1	RW-0	RW-0					
—		BIAS2	BIAS1	BIAS0	MODE13	CKSEL1	CKSEL0					
bit 7							bit					
Levende												
<b>Legend:</b> R = Readal	hle hit	W = Writable	hit	II – I Inimpler	mented bit, read	1 as '0'						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
		1 - Dit 13 30t			arcu							
bit 15	<b>CPEN:</b> 3.6V	Charge Pump E	- nable bit									
		ulator generates		8.6V) voltage								
		voltage in the s			AVDD)							
bit 14-6	Unimpleme	nted: Read as '	)'									
bit 5-3		Regulator Voltag										
		111 = 3.60V peak (offset on LCDBIAS0 of 0V)										
		= 3.47V peak (offset on LCDBIAS0 of 0.13V) = 3.34V peak (offset on LCDBIAS0 of 0.26V)										
		101 = 3.34V peak (offset on LCDBIAS0 of 0.26V) 100 = 3.21V peak (offset on LCDBIAS0 of 0.39V)										
		/ peak (offset on										
		/ peak (offset on / peak (offset on										
		/ peak (offset on										
bit 2		/3 LCD Bias Ena		,								
	1 = Regulat	or output suppor	rts 1/3 LCD Bia	as mode								
	0 = Regulat	or output suppo	ts Static LCD	Bias mode								
		<ul> <li>0 = Regulator output supports Static LCD Bias mode</li> <li>CLKSEL&lt;1:0&gt;: Regulator Clock Select Control bits</li> </ul>										
bit 1-0		<b>0&gt;:</b> Regulator C	IOCK Select Co	introl dits								
bit 1-0	11 <b>= SOSC</b>	-	IOCK Select Co	ntroi dits								
bit 1-0		FRC	IOCK SEIECT CO	ntroi dits								

#### 23.3.3 ALRMVAL REGISTER MAPPINGS

### **REGISTER 23-8:** ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
-	-	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7			I				bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-13	•	ted: Read as '0'					
bit 12		inary Coded De Ilue of '0' or '1'.		f Month's Tens	Digit bit		
bit 11-8		<b>0&gt;:</b> Binary Code Ilue from 0 to 9		lue of Month's (	Ones Digit bits		
bit 7-6	Unimplemen	ted: Read as 'd	כי				
bit 5-4	DAYTEN<1:0	>: Binary Code	ed Decimal Val	ue of Day's Ten	s Digit bits		
	Contains a va	lue from 0 to 3					
bit 3-0	DAYONE<3:0	)>: Binary Code	ed Decimal Val	ue of Day's On	es Digit bits		

Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

## REGISTER 23-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
_			—	WDAY2	WDAY1	WDAY0	
bit 15	•	•	·	•			bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 bit 10-8	<b>Unimplemented:</b> Read as '0' <b>WDAY&lt;2:0&gt;:</b> Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>HRTEN&lt;1:0&gt;:</b> Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
bit 3-0	<b>HRONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

bit 7

bit 0

## 32.4 Measuring Die Temperature

The CTMU can be configured to use the 12-bit Pipeline A/D to measure the die temperature using dedicated A/D Channel 50. Perform the following steps to measure the diode voltage:

- The internal current source must be set for either 5.5  $\mu$ A (IRNG<1:0> = 0x2) or 55  $\mu$ A (IRNG<1:0> = 0x3).
- In order to route the current source to the diode, the EDG1STAT and EDG2STAT bits must be equal (either both '0' or both '1').
- The CTMEN bit in the A/D sample list (ADLnCONH<7>) must be set to '0'.
- Due to the high noise floor of the Pipeline A/D, it is recommended to average at least 8 readings of the diode voltage before calculating the temperature.
- The A/D Channel Select bits must be 50 ('0x32') using a single-ended measurement.

The voltage of the diode will vary over temperature according to the graphs shown below. Note that the graphs are different, based on the magnitude of the current source selected. The slopes are nearly linear over the range of  $-40^{\circ}$ C to  $+100^{\circ}$ C and the temperature can be calculated as follows:

## EQUATION 32-2:



where *Vdiode* is in *mV*, *Tdie* is in °C

For 55 µA Current Source:

$$Tdie = \frac{760 \ mV - Vdiode}{1.55}$$

where Vdiode is in mV, Tdie is in °C





#### REGISTER 34-3: CW3: FLASH CONFIGURATION WORD 3 (CONTINUED)

- bit 6-0
   WPFP<6:0>: Write-Protected Code Segment Boundary Page bits<sup>(3)</sup>

   Designates the 512 instruction words page boundary of the protected Code Segment.

   If WPEND = 1:

   Specifies the lower page boundary of the code-protected segment; the last page being the last implemented page in the device.

   If WPEND = 0:

   Specifies the upper page boundary of the code-protected segment; Page 0 being the lower boundary.
- **Note 1:** Regardless of WPCFG status, if WPEND = 1 or if the WPFP<6:0> bits correspond to the Configuration Word page, the Configuration Word page is protected.
  - 2: Ensure that the SCLKI pin is made a digital input while using this configuration (see Table 11-1).
  - 3: For the 64K devices (PIC24FJ64GC0XX), maintain WPFP6 as '0'.

## 34.4 Program Verification and Code Protection

PIC24FJ128GC010 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

## 34.4.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ128GC010 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

## 34.4.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase-protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in the PIC24FJ128GC010 family devices can be located by the user anywhere in the program space and configured in a wide range of sizes.

Code Segment (CS) protection provides an added level of protection to a designated area of program memory by disabling the NVM safety interlock whenever a write or erase address falls within a specified range. It does not override General Segment protection, controlled by the GCP or GWRP bit. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code Segment protection is enabled by programming the WPDIS bit (= 0). The WPFPx bits specify the size of the segment to be protected by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.

The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (= 1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations.

A separate bit, WPCFG, is used to protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page in addition to the pages selected by the WPEND and WPFP<6:0> bits' setting. This is useful in circumstances where write protection is needed for both the Code Segment in the bottom of the memory and the Flash Configuration Words.

The various options for Code Segment protection are shown in Table 34-2.

Segment Configuration Bits			Write/Erase Protection of Code Segment				
WPDIS	WPEND	WPCFG					
1	x	x	No additional protection is enabled; all program memory protection is configured by GCP and GWRP.				
0	1	х	Addresses from the first address of the code page are defined by WPFP<6:0> through the end of implemented program memory (inclusive); erase/write-protected, including Flash Configuration Words.				
0	0	1	Address, 000000h, through the last address of the code page is defined by WPFP<6:0> (inclusive); erase/write-protected.				
0	0	0	Address, 000000h, through the last address of the code page is defined by WPFP<6:0> (inclusive); erase/write-protected and the last page, including Flash Configuration Words, are erase/write-protected.				

## TABLE 34-2: CODE SEGMENT PROTECTION CONFIGURATION OPTIONS

#### TABLE 37-11: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operati	<b>Operating Conditions:</b> -40°C < TA < +85°C (unless otherwise stated)							
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments	
DVR10	Vbg	Internal Band Gap Reference	_	1.2	—	V		
DVR11	Твс	Band Gap Reference Start-up Time	—	1	_	ms		
DVR20	Vrgout	Regulator Output Voltage		1.8	—	V	VDD > 2.0V	
DVR21	CEFC	External Filter Capacitor Value	4.7	10	-	μF	Series Resistance < $3\Omega$ recommended; < $5\Omega$ required	
DVR25	TVREG	Start-up Time	_	10	—	μS	PMSLP = 1 with any POR or BOR	
DVR30	Vlvr	Low-Voltage Regulator Output Voltage	_	1.2	_	V	RETEN = 1, LPCFG = 0	

## TABLE 37-12: BAND GAP REFERENCE (BGBUFn) SPECIFICATIONS

<b>Operating Conditions:</b> -40°C < TA < +85°C, 2.0V < (A)VDD < 3.6V <sup>(1)</sup>							
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments
DBG01		Recommended Output Capacitance for Optimal Transient Response	_	_	22	μF	BGBUF1 or BGBUF2
DBG02		Output Voltage	1.140	1.200	1.260	V	BUFREF<1:0> = 00, 2.0V < AVDD < 3.6V
DBG03			1.945	2.048	2.151	V	BUFREF<1:0> = 01 <sup>(2)</sup>
DBG04			2.432	2.560	2.688	V	BUFREF<1:0> = 10 <sup>(2)</sup>
DBG05			2.918	3.072	3.226	V	BUFREF<1:0> = 11 <sup>(2)</sup>
DBG07		DC Output Resistance	20	—	—	Ω	BUFREF<1:0> = 00, 2.0V < AVDD ≤ 2.5V
DBG08			20	_	_	Ω	BUFREF<1:0> = 00, 2.5V < AVDD < 3.6V
DBG09			20	_	_	Ω	BUFREF<1:0> = 01, 10 or 11 <sup>(2)</sup>
DBG10		Maximum Continuous DC Output Current Rating		—	1	mA	This value is not tested in production <sup>(3)</sup>
DBG11		Module Start-up Time from Disabled State	—	5	_	ms	Time from BUFEN and BUFOE = 1 to output stable, CLOAD = 20 $\mu$ F
DBG12		Module Start-up Time from Standby Mode	_	100	_	μs	Time from BUFSTBY = 0 to output stable
DBG14		AVDD Active Current	—	100	_	μA	Module enabled, BUFOE = 1

Г

Note 1: No DC loading on module unless otherwise stated.

**2:** For BUFREF<1:0>  $\neq$  00, (Reference Output Max + 100 mV) < AVDD < 3.6V.

3: To minimize voltage error, the DC loading on the BGBUFn output pins should be <100 µA.



## FIGURE 38-7: THD vs. OSR (VDD = 3.3V, VREF = 2.0V, FIN = 25 Hz, +25°C)







## FIGURE 38-47: 10-BIT DAC OFFSET vs. TEMPERATURE

### FIGURE 38-48: 10-BIT DAC GAIN vs. TEMPERATURE



NOTES: