



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l011d3p6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 2.1 **Device overview**

<b>_</b>	Don										
Та	able 2. U	tra-low-	-power S	TM32L0	11x3/x4	device fe	atures	and peri	pheral o	counts	
Periph	eral	STM32 L011D3	STM32 L011F3	STM32 L011E3	STM32 L011G3	STM32 L011K3	STM32 L011D4	STM32 L011F4	STM32 L011E4	STM32 L011G4	STM32 L011K4
Flash (Kbytes	5)			8					16		
Data EEPRON	/I (bytes)					51	2				
RAM (Kbytes)	)					2					
Timers	General- purpose					2					
	LPTIM					1					
RTC/SYSTIC WWD						1/1/	1/1				
	SPI		1								
Communi- cation	l <sup>2</sup> C		1								
interfaces	USART					1					
	LPUART					1				24	
GPIOs		11	16	21	24	26/28 <sup>(1)</sup>	11	16	21	24	26/28 <sup>(1)</sup>
Clocks: HSE <sup>(2)</sup> /LSE/H	SI/MSI/LSI					1/1/1	/1/1				
12b synchron Number of ch		1 4	1 7/9 <sup>(3)</sup>		1 10		1 4	1 7/9 <sup>(3)</sup>		1 10	
Comparators						2					
Max. CPU free	quency					32 N	1Hz				
Operating vol	tage			1.8 V to 3	.6 V (down 1.65 V	to 1.65 V a to 3.6 V wit			OR option		
Operating temperatures						t temperatu i temperatu					

20 1. The devices feature 26 and 28 GPIOs on LQFP32 and UFQFPN32, respectively.

TSSOP/

UFQFPN

2. HSE available only as external clock input (HSE bypass).

TSSOP

14

3. The devices feature 7 and 9 ADC channels on UFQFPN20 and TSSOP20, respectively.

WLCSP

25

UFQFPN

28

LQFP/

UFQFPN

32

TSSOP

14

TSSOP/

UFQFPN

20

WLCSP

25

UFQFPN

28



LQFP/,

UFQFPN

32

Packages




Figure 1. STM32L011x3/4 block diagram



DocID027973 Rev 4

			Low-	Low-		Stop	5	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
Programmable Voltage Detector (PVD)	Ο	О	0	0	0	0	-	-
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Y	Y	Y	Y
High Speed Internal (HSI)	0	О	-	-	(3)	-	-	-
High Speed External (HSE)	0	0	0	0	-	-	-	-
Low Speed Internal (LSI)	0	Ο	0	0	0	-	0	-
Low Speed External (LSE)	0	0	0	0	0	-	0	-
Multi-Speed Internal (MSI)	0	0	Y	Y	-	-	-	-
Inter-Connect Controller	Y	Y	Y	Y	Y	-	-	-
RTC	0	0	0	0	0	0	0	-
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	О	0	0	0	-	0	0
USART	0	0	0	0	O <sup>(4)</sup>	0	-	-
LPUART	0	0	0	0	O <sup>(4)</sup>	0	-	-
SPI	0	0	0	0	-		-	-
I2C	0	0	0	0	O <sup>(5)</sup>	0	-	-
ADC	0	0	-	-	-	-	-	-
Temperature sensor	0	0	0	0	0	-	-	-
Comparators	0	0	0	0	0	0	-	-
16-bit timers	0	0	0	0	-	-	-	-
LPTIM	0	0	0	0	0	0	-	-
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0	-	-	-	-
SysTick Timer	0	0	0	0	-	-	-	-
GPIOs	0	0	0	0	0	0	-	2 pins

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)<sup>(1)(2)</sup>



(rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 38 GPIOs can be connected to the 16 configurable interrupt/event lines. The 10 other lines are connected to PVD, RTC, USART, I2C, LPUART, LPTIM or comparator events.

# 3.8 Memories

The STM32L011x3/4 devices have the following features:

- 2 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
  - 8 or 16 Kbytes of embedded Flash program memory
  - 512 bytes of data EEPROM
  - Information block containing 32 user and factory options bytes plus 4 Kbytes of system memory

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.

The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected

• Level 2: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)


The whole non-volatile memory embeds the error correction code (ECC) feature.

## 3.9 Direct memory access (DMA)

The flexible 5-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, LPUART, general-purpose timers, and ADC.



1. The above figure shows the package top view.




Figure 6. STM32L011x3/4 UFQFPN28 pinout


1. The above figure shows the package top view.



		Pin	num	ber							Pin fur	nctions
TSSOP14	UFQFPN20	TSSOP20	UFQFPN28	LQFP32	UFQFPN32 <sup>(1)</sup>	WLCSP25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
2	1	2	2	2	2	B5	PC14- OSC32_IN	I/O	FT	-	-	OSC32_IN
3	2	3	3	3	3	C5	PC15- OSC32_OUT	I/O	тс	-	-	OSC32_OUT
4	3	4	4	4	4	D5	NRST	I/O	RST	(2)	-	-
10	4	5	5	5	5	C4	VDDA	S	-	(3)(4)	-	-
5	5	6	6	6	6	E5	PA0-CK_IN	I/O	TTa	-	USART2_RX, LPTIM1_IN1, TIM2_CH1, USART2_CTS, TIM2_ETR, LPUART1_RX, COMP1_OUT	COMP1_INM, ADC_IN0, RTC_TAMP2/WKU P1/CK_IN
6	6	7	7	7	7	B4	PA1	I/O	FT	-	EVENTOUT, LPTIM1_IN2, TIM2_CH2, I2C1_SMBA, USART2_RTS, TIM21_ETR, LPUART1_TX	COMP1_INP, ADC_IN1
-	-	8	8	8	8	D4	PA2	I/O	ТТа	-	TIM21_CH1, TIM2_CH3, USART2_TX, LPUART1_TX, COMP2_OUT	COMP2_INM, ADC_IN2, RTC_TAMP3/RTC_ TS/RTC_OUT/WKU P3
-	-	9	9	9	9	E4	PA3	I/O	FT	-	TIM21_CH2, TIM2_CH4, USART2_RX, LPUART1_RX	COMP2_INP, ADC_IN3
7	7	10	10	10	10	В3	PA4	I/O	ТТа	-	SPI1_NSS, LPTIM1_IN1, LPTIM1_ETR, I2C1_SCL, USART2_CK, TIM2_ETR, LPUART1_TX, COMP2_OUT	COMP1_INM, COMP2_INM, ADC_IN4



#### 6.1.6 Power supply scheme




#### Figure 13. Power supply scheme

1. On TSSOP14 package,  $V_{DDA}$  is internally connected to  $V_{DD}$ .

2.  $V_{SSA}$  is internally connected to  $V_{SS}$  on all packages.

#### 6.1.7 **Current consumption measurement**



## Figure 14. Current consumption measurement scheme



Symbol	Parameter		Conditions		Тур	Max <sup>(1)</sup>	Unit			
				$T_A$ = -40 °C to 25 °C	5.7	8.1				
			MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	6.5	9				
			f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 105 °C	8	13				
		All		T <sub>A</sub> = 125 °C	11.5	22				
				$T_A = -40 \text{ °C to } 25 \text{ °C}$	8.7	11				
	All peripherals OFF, code executed from RAM, Flash switched OFF, V <sub>DD</sub>	executed	MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	9.5	12				
			f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 105 °C	11	15				
		switched		T <sub>A</sub> = 125 °C	15	8.1 9 13 22 11 12				
		from 1.65 V		$T_A = -40 \degree C$ to 25 $\degree C$	17	19				
		to 3.6 V		T <sub>A</sub> = 55 °C	17	19.5				
						MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	17.5	20	
	Supply		HOLK CONTRACT	T <sub>A</sub> = 105 °C	19	22				
I <sub>DD</sub>	current in ) Low-power		T <sub>A</sub> = 125 °C	22.5	31	μA				
(LP Run)			$T_A$ = -40 °C to 25 °C	18	22					
	Turr mode				MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	20	24		
			f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 105 °C	22	27				
				T <sub>A</sub> = 125 °C	26.5	8.1         9         13         22         11         12         15         24         19         19.5         20         21         31         22         31         22         31         22         31         22         31         22         31         22         31         25         27         30         39         34         35         37         39				
				$T_A$ = -40 °C to 25 °C	22	25				
		OFF, code	MSI clock, 65 kHz	T <sub>A</sub> = 85 °C	24	27				
			f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 105 °C	26	30				
		V <sub>DD</sub> from		T <sub>A</sub> = 125 °C	30.5	39				
				$T_A$ = -40 °C to 25 °C	32	34				
				T <sub>A</sub> = 55 °C	32.5	35				
			MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	34	37				
			HOEK	T <sub>A</sub> = 105 °C	36	39				
				T <sub>A</sub> = 125 °C	40	47				

Table 27. Current consumption	n in Low-power Run mode
-------------------------------	-------------------------

1. Guaranteed by characterization results at 125 °C, not tested in production, unless otherwise specified.



		Typical	consumption, V	/ <sub>DD</sub> = 3.0 V, T <sub>A</sub> =	25 °C	
Peri	ipheral	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	WWDG	2.5	2	1.6	2	
	LPUART1	8.3	7.2	5.4	7.2	
APB1	I2C1	11	8.2	6.8	8.9	µA/MHz
AFDI	LPTIM1	14	11	8.7	11	(f <sub>HCLK</sub> )
	TIM2	10.5	8.5	6.4	8.5	
	USART2	8.5	6.8	5.4	7.1	
	ADC1 <sup>(2)</sup>	5.0	3.9	3.3	4	
APB2	SPI1	4.5	3.5	2.9	3.6	
APB2	TIM21	6.8	6.1	4.5	5.6	µA/MHz
	DBGMCU	1.7	1.7	1.1	1.4	(f <sub>HCLK</sub> )
	SYSCFG/ COMP	2.5	2.4	1.6	2.3	
Cortex-	GPIOA	7.6	6.3	4.9	6.5	
M0+ core	GPIOB	5.1	4.1	3.2	4	µA/MHz (f <sub>HCLK</sub> )
I/O port	GPIOC	1.1	0.7	0.6	0.8	(Inclk)
	CRC	1.5	1.1	1	1.2	
	FLASH <sup>(3)</sup>	10	8.5	7	8.5	
AHB	DMA1	5.3	4.2	3.5	4.8	µA/MHz (f <sub>HCLK</sub> )
All enabled	1	96	80	62	88	VHULK/
PWR		2.1	1.9	1.4	1.8	µA/MHz (f <sub>HCLK</sub> )

 Table 32. Peripheral current consumption in run or Sleep mode<sup>(1)</sup>

 Data based on differential I<sub>DD</sub> measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f<sub>HCLK</sub> = 32 MHz (range 1), f<sub>HCLK</sub> = 16 MHz (range 2), f<sub>HCLK</sub> = 4 MHz (range 3), f<sub>HCLK</sub> = 64kHz (Low-power run/sleep), f<sub>APB1</sub> = f<sub>HCLK</sub>, f<sub>APB2</sub> = f<sub>HCLK</sub>, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

2. HSI oscillator is OFF for this measure.

 These values correspond to the Flash memory dynamic current consumption. The Flash memory static consumption (Flash memory ON) equals 12 μA and does not depend on the frequency. The Flash memory consumption is already taken into account in all the supply current consumption tables (Flash memory ON cases).



Symbol	Paripharal	Typical consumption, T <sub>A</sub> = 25 °C			
Symbol	Peripheral —	V <sub>DD</sub> =1.8 V	V <sub>DD</sub> =3.0 V	– Unit	
I <sub>DD(PVD / BOR)</sub>	-	0.6	1		
I <sub>REFINT</sub>	-	1.25	1.3		
-	LSE Low drive	0.11	0.16		
-	LPTIM1, Input 100 Hz	0.01	0.02	μΑ	
-	LPTIM1, Input 1 MHz	8	9		
-	LPUART1	0.025	0.027		
-	RTC	0.1	0.19	1	

Table 33. Peripheral current consumption in Stop and Standby mode

## 6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 18*.

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	f <sub>HCLK</sub> = 32 MHz	7	8	
t	Wakeup from Low-power sleep mode,	f <sub>HCLK</sub> = 262 kHz Flash enabled	7	8	CPU cvcles
<sup>I</sup> WUSLEEP_LP	f <sub>HCLK</sub> = 262 kHz	f <sub>HCLK</sub> = 262 kHz Flash switched OFF	9	10	- <b>,</b>

Table 34. Low-power mode wakeup timings



## 6.3.6 External clock source characteristics


## High-speed external user clock generated from an external source

In bypass mode the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.12*. However, the recommended clock input waveform is shown in *Figure 20*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source	CSS is ON or PLL is used	1	8	32	MHz
<sup>f</sup> HSE_ext	'HSE_ext frequency		0	8	32	MHz
V <sub>HSEH</sub>	CK_IN input pin high level voltage		$0.7V_{DD}$	-	V <sub>DD</sub>	V
V <sub>HSEL</sub>	CK_IN input pin low level voltage		$V_{SS}$	-	$0.3V_{\text{DD}}$	v
t <sub>w(HSE)</sub> t <sub>w(HSE)</sub>	CK_IN high or low time	_	12	-	-	ns
t <sub>r(HSE)</sub> t <sub>f(HSE)</sub>	CK_IN rise or fall time		-	-	20	115
C <sub>in(HSE)</sub>	CK_IN input capacitance		-	2.6	-	pF
DuCy <sub>(HSE)</sub>	Duty cycle		45	-	55	%
١L	CK_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA

Table 35. High-speed external user clock characteristics<sup>(1)</sup>

1. Guaranteed by design, not tested in production.



#### Figure 20. High-speed external clock source AC timing diagram

Symbol	Parameter	Condition	Тур	Мах	Unit	
		MSI range 0	30	- - - - - - - - - - 40 20 10 40 20 10 40 20 10 4 2.5 2 μ 4 Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ Δ		
		MSI range 1	20	-		
		MSI range 2	15	-		
		MSI range 0         30         -           MSI range 1         20         -           MSI range 2         15         -           MSI range 3         10         -           MSI range 4         6         -           MSI range 5         5         -           MSI range 6, Voltage range 1 and 2         3.5         -           MSI range 6, Voltage range 3         5         -           MSI range 0         -         40           MSI range 1         -         20           MSI range 2         -         10           MSI range 3         -         4           MSI range 4         -         2.5           MSI range 5         -         2           MSI range 6, Voltage range 1         -         2           MSI range 3, Voltage range 3         -         3				
t	MSI oscillator startup time	MSI range 4	6	- - - - - - - - - 40 20 10 40 20 10 4 2.5 2 2 2 2 3 3		
t <sub>SU(MSI)</sub>		MSI range 5	5		μο	
		Voltage range 1	3.5	-		
			5	- - - - - - - 40 20 10 40 20 10 4 2.5 2 2 2 2 3 3 4		
		MSI range 0	-	40		
		MSI range 1	-	20		
		MSI range 2	-	- - - - - - - 40 20 10 40 20 10 4 2.5 2 2 2 3 3 4		
		MSI range 3	i			
t <sub>STAB(MSI)</sub> <sup>(2)</sup>	MSI oscillator stabilization time	MSI range 4	-	2.5		
STAB(MSI)		MSI range 5	I	2	μο	
		Voltage range 1	-	2		
			-	- - - - - - 40 20 10 40 20 10 4 2.5 2 2 2 3 3 4		
f	MSI oscillator frequency overshoot		-	4	МН≁	
f <sub>OVER(MSI)</sub>			-	- - - - - - - - - 40 20 10 40 20 10 4 2.5 2 2 2 2 3 4		

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results, not tested in production.

# 6.3.8 PLL characteristics

The parameters given in *Table 41* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 18*.

Symbol	Parameter	Value		Unit	
Symbol	Falameter	Min	Тур	Max <sup>(1)</sup>	Unit
f	PLL input clock <sup>(2)</sup>	2	-	24	MHz
<sup>†</sup> PLL_IN	PLL input clock duty cycle	45	-	55	%



Symbol	Parameter	Conditions	Class			
LU	Static latch-up class	$T_A = +125$ °C conforming to JESD78A	II level A			

### Table 48. Electrical sensitivities

## 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

## Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu$ A/+0  $\mu$ A range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 49.

		Functional susceptibility		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I <sub>INJ</sub>	Injected current on all FT pins	-5 <sup>(1)</sup>	NA	mA
	Injected current on any other pin	-5 <sup>(1)</sup>	+5	

#### Table 49. I/O current injection susceptibility

1. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



#### **Electrical characteristics**

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
ET	Total unadjusted error		-	3	5	
EO	Offset error		-	2	2.5	
EG	Gain error		-	2	2.5	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.7	
	Effective number of bits	1.65 V < V <sub>DDA</sub> < 3.6 V, range	9.5	10.5	-	
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) <sup>(5)</sup>	1/2/3, TSSOP14 package	10.7	11.6	-	bits
SINAD	Signal-to-noise distortion		59	65	-	
	Signal-to-noise ratio		59	65	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) <sup>(5)</sup>		66	73	-	dB
THD	Total harmonic distortion		-	-75	-63	

# Table 56. ADC $accuracy^{(1)(2)(3)(4)}$


1. ADC DC accuracy values are measured after internal calibration.

 ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.12 does not affect the ADC

Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 6.3.12 does not affect the ADC accuracy.

- 3. Better performance may be achieved in restricted  $V_{\text{DDA}}$ , frequency and temperature ranges.
- 4. In TSSOP14 package, where V<sub>DDA</sub> pin is shared with V<sub>DD</sub> pin, I/O toggling should be minimized to reach the values given in the above table. I/O toggling with loaded I/O pins can generate ripple on V<sub>DD</sub>/V<sub>DDA</sub> and degrade the ADC accuracy.
- 5. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.

#### Figure 28. ADC accuracy characteristics



DocID027973 Rev 4



## 6.3.17 Comparators

Table 59. Comparator 1 characteristics							
Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit	
$V_{DDA}$	Analog supply voltage	-	1.65		3.6	V	
R <sub>400K</sub>	R <sub>400K</sub> value	-	-	400	-	kΩ	
R <sub>10K</sub>	R <sub>10K</sub> value	-	-	10	-	K77	
V <sub>IN</sub>	Comparator 1 input voltage range	-	0.6	-	V <sub>DDA</sub>	V	
t <sub>START</sub>	Comparator startup time	-	-	7	10		
td	Propagation delay <sup>(2)</sup>	-	-	3	10	μs	
V <sub>offset</sub>	Comparator offset <sup>(3)</sup>	-	-	±3	±10	mV	
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions <sup>(3)</sup>	$V_{DDA} = 3.6 V$ $V_{IN+} = 0 V$ $V_{IN-} = V_{REFINT}$ $T_A = 25 ° C$	0	1.5	10	mV/1000 h	
I <sub>COMP1</sub>	Current consumption <sup>(4)</sup>	-	-	160	260	nA	

Table 59. Comparator 1 characteristics

1. Guaranteed by characterization, not tested in production.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

 In TSSOP14 package, where V<sub>DDA</sub> pin is shared with V<sub>DD</sub> pin, I/O toggling should be minimized to reach the values given in the above table. I/O toggling with loaded I/O pins can generate ripple on V<sub>DD</sub>/V<sub>DDA</sub> and degrade the comparator performance.

4. Comparator consumption only. Internal reference voltage not included.

## Table 60. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DDA</sub>	Analog supply voltage	-	1.65	-	3.6	V
V <sub>IN</sub>	Comparator 2 input voltage range	-	0	-	$V_{DDA}$	V
+.	Comparator startup time	Fast mode	-	15	20	
t <sub>START</sub>		Slow mode	-	20	25	
t <sub>d slow</sub>	Propagation delay <sup>(2)</sup> in slow mode	$1.65 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.7 \text{ V}$	-	1.8	3.5	
		$2.7 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.6 \text{ V}$	-	2.5	6	μs
	Propagation delay <sup>(2)</sup> in fast mode	$1.65 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.7 \text{ V}$	-	0.8	2	
t <sub>d fast</sub>		$2.7 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.6 \text{ V}$	-	1.2	4	
V <sub>offset</sub>	Comparator offset error <sup>(3)</sup>		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V$ $T_{A} = 0 \text{ to } 50 \circ C$ $V = V_{REFINT},$ $3/4 V_{REFINT},$ $1/2 V_{REFINT},$ $1/4 V_{REFINT}.$	-	15	30	ppm /°C

## 6.3.19 Communications interfaces

## I<sup>2</sup>C interface characteristics

The  $I^2C$  interface meets the timings requirements of the  $I^2C$ -bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to 100 kbit/s
- Fast-mode (Fm) : with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s.

The I<sup>2</sup>C timing requirements are guaranteed by design when the I<sup>2</sup>C peripheral is properly configured (refer to the reference manual for details) and when the I2CCLK frequency is greater than the minimum given in *Table 63*. The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to *Section 6.3.13: I/O port characteristics* for the I2C I/Os characteristics).

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter (see *Table 62* for the analog filter characteristics).

## Table 62. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Мах	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	100 <sup>(3)</sup>	ns

1. Guaranteed by design, not tested in production.

2. Spikes with widths below t<sub>AF(min)</sub> are filtered.

3. Spikes with widths above  $t_{AF(max)}$  are not filtered

#### Table 63. I2C frequency in all I2C modes

Symbol	Parameter	Condition		Min	Unit
Standard-mode			2		
		Fast-mode		8	
fi2CCLK	I2C clock frequency	Fast mode Dlug	Analog filter ON, DNF = 0	18	MHz
		Fast-mode Plus	Analog filter OFF, DNF = 1	16	



## **SPI characteristics**

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 18*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			16	
		Slave mode receiver	1 -	-	16	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode Transmitter 1.71 <v<sub>DD&lt;3.6V</v<sub>	-	-	12 <sup>(2)</sup>	MHz
		Slave mode Transmitter 2.7 <v<sub>DD&lt;3.6V</v<sub>	-	-	16 <sup>(2)</sup>	
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4Tpclk	-	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2Tpclk	-	-	
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t <sub>su(MI)</sub>	Data input setup time	Master mode	3	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	3	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	3.5	-	-	
t <sub>h(SI)</sub>		Slave mode	0	-	-	ns
t <sub>a(SO</sub>	Data output access time	Slave mode	15	-	36	
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	10	-	30	
+		Slave mode 1.71 <v<sub>DD&lt;3.6V</v<sub>	-	14	35	
t <sub>v(SO)</sub>	Data output valid time	Slave mode 2.7 <v<sub>DD&lt;3.6V</v<sub>	-	14	20	
t <sub>v(MO)</sub>		Master mode	-	4	6	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	10	-	-	
t <sub>h(MO)</sub>		Master mode	3	-	-	

Table 65. SPI characteristics in voltage Range 1 <sup>(1)</sup>	Table 65	. SPI characte	eristics in	voltage	Range 1 <sup>(1)</sup>
---	----------	----------------	-------------	---------	------------------------

1. Guaranteed by characterization results, not tested in production.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty<sub>(SCK)</sub> = 50%.



Symbol	Parameter Conditions M		Min	Тур	Max	Unit	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	CDL clock froquency	Master mode			2	MHz	
	SPI clock frequency	Slave mode	-	-	2 <sup>(2)</sup>		
Duty <sub>(SCK)</sub>	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%	
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4Tpclk	-	-		
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2Tpclk	-	-		
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	-	
t <sub>su(MI)</sub>	Data input setup time	Master mode	3	-	-		
t <sub>su(SI)</sub>	Data input setup time	Slave mode	Slave mode 3		-		
t <sub>h(MI)</sub>	Data input hold time	Master mode	16	-	-		
t <sub>h(SI)</sub>	Data input noid time	Slave mode	14	-	-	ns	
t <sub>a(SO</sub>	Data output access time	Slave mode	30	-	70		
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	40	-	80		
t <sub>v(SO)</sub>	Data output valid time	Slave mode	Slave mode - 26.8		47		
		Master mode	-	4	6	]	
t <sub>v(MO)</sub>	Data output hold time	Slave mode	20	-	-		
t <sub>h(SO)</sub>	Data output hold time	Master mode	3	-	-		

Table 67. SPI characteristics in v	voltage Range 3 <sup>(1)</sup>
------------------------------------	--------------------------------

1. Guaranteed by characterization results, not tested in production.

2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while Duty<sub>(SCK)</sub> = 50%.





Figure 30. SPI timing diagram - slave mode and CPHA = 0

91/115

DocID027973 Rev 4



# 7.3 WLCSP25 package information



# Figure 39. WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.


Table 70. WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale
package mechanical data


Symbol	millimeters			inches <sup>(1)</sup>			
	Min	Тур	Мах	Min	Тур	Max	
А	0.525	0.555	0.585	0.0207	0.0219	0.0230	
A1	-	0.175	-	-	0.0069	-	
A2	-	0.380	-	-	0.0150	-	
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-	
b <sup>(3)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110	
D	2.098	2.133	2.168	0.0826	0.0840	0.0854	
E	2.035	2.070	2.105	0.0801	0.0815	0.0829	
е	-	0.400	-	-	0.0157	-	
e1	-	1.600	-	-	0.0630	-	
e2	-	1.600	-	-	0.0630	-	
F	-	0.2665	-	-	0.0105	-	



## **Device marking**

The following figure gives an example of topside marking versus pin 1 position identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

