

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | I ² C, IrDA, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 11 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 512 x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.65V ~ 3.6V |
| Data Converters | A/D 4x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 14-TSSOP (0.173", 4.40mm Width) |
| Supplier Device Package | 14-TSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l011d4p6 |

List of figures

| | | |
|------------|---|-----|
| Figure 1. | STM32L011x3/4 block diagram | 12 |
| Figure 2. | Clock tree | 23 |
| Figure 3. | STM32L011x3/4 LQFP32 pinout | 33 |
| Figure 4. | STM32L011x3/4 UFQFPN32 pinout | 33 |
| Figure 5. | STM32L011x3/4 WLCSP25 pinout | 34 |
| Figure 6. | STM32L011x3/4 UFQFPN28 pinout | 34 |
| Figure 7. | STM32L011x3/4 UFQFPN20 pinout | 35 |
| Figure 8. | STM32L011x3/4 TSSOP20 pinout | 35 |
| Figure 9. | STM32L011x3/4 TSSOP14 pinout | 36 |
| Figure 10. | Memory map | 43 |
| Figure 11. | Pin loading conditions | 44 |
| Figure 12. | Pin input voltage | 44 |
| Figure 13. | Power supply scheme | 45 |
| Figure 14. | Current consumption measurement scheme | 45 |
| Figure 15. | IDD vs VDD, at TA= 25 °C, Run mode, code running from Flash memory, Range 2, 16 MHz HSE, 1WS | 54 |
| Figure 16. | IDD vs VDD, at TA= 25 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS | 54 |
| Figure 17. | IDD vs VDD, at TA= -40/25/55/ 85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS | 58 |
| Figure 18. | IDD vs VDD, at TA= -40/25/55/ 85/105/125 °C, Stop mode with RTC enabled and running on LSE Low drive | 59 |
| Figure 19. | IDD vs VDD, at TA= -40/25/55/85/105/125 °C, Stop mode with RTC disabled, all clocks OFF | 59 |
| Figure 20. | High-speed external clock source AC timing diagram | 64 |
| Figure 21. | Low-speed external clock source AC timing diagram | 65 |
| Figure 22. | Typical application with a 32.768 kHz crystal | 66 |
| Figure 23. | HSI16 minimum and maximum value versus temperature | 67 |
| Figure 24. | VIH/VIL versus VDD (CMOS I/Os) | 76 |
| Figure 25. | VIH/VIL versus VDD (TTL I/Os) | 76 |
| Figure 26. | I/O AC characteristics definition | 79 |
| Figure 27. | Recommended NRST pin protection | 80 |
| Figure 28. | ADC accuracy characteristics | 83 |
| Figure 29. | Typical connection diagram using the ADC | 84 |
| Figure 30. | SPI timing diagram - slave mode and CPHA = 0 | 91 |
| Figure 31. | SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ | 92 |
| Figure 32. | SPI timing diagram - master mode ⁽¹⁾ | 92 |
| Figure 33. | LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline | 93 |
| Figure 34. | LQFP32 recommended footprint | 94 |
| Figure 35. | Example of LQFP32 marking (package top view) | 95 |
| Figure 36. | UFQFPN32, 5 x 5 mm, 32-pin package outline | 96 |
| Figure 37. | UFQFPN32 recommended footprint | 97 |
| Figure 38. | Example of UFQFPN32 marking (package top view) | 97 |
| Figure 39. | WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale package outline | 98 |
| Figure 40. | WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale package recommended footprint | 99 |
| Figure 41. | Example of WLCSP25 marking (package top view) | 100 |

Figure 1. STM32L011x3/4 block diagram



**Table 5. Functionalities depending on the working mode
(from Run/active down to standby) (continued)⁽¹⁾⁽²⁾**

| IPs | Run/Active | Sleep | Low-power run | Low-power sleep | Stop | | Standby | |
|-------------------------------------|------------|-------|---------------|-----------------|------------------|-------------------|---------|-------------------|
| | | | | | | Wakeup capability | | Wakeup capability |
| Programmable Voltage Detector (PVD) | O | O | O | O | O | O | - | - |
| Power-on/down reset (POR/PDR) | Y | Y | Y | Y | Y | Y | Y | Y |
| High Speed Internal (HSI) | O | O | - | - | (3) | - | - | - |
| High Speed External (HSE) | O | O | O | O | - | - | - | - |
| Low Speed Internal (LSI) | O | O | O | O | O | - | O | - |
| Low Speed External (LSE) | O | O | O | O | O | - | O | - |
| Multi-Speed Internal (MSI) | O | O | Y | Y | - | - | - | - |
| Inter-Connect Controller | Y | Y | Y | Y | Y | - | - | - |
| RTC | O | O | O | O | O | O | O | - |
| RTC Tamper | O | O | O | O | O | O | O | O |
| Auto WakeUp (AWU) | O | O | O | O | O | - | O | O |
| USART | O | O | O | O | O ⁽⁴⁾ | O | - | - |
| LPUART | O | O | O | O | O ⁽⁴⁾ | O | - | - |
| SPI | O | O | O | O | - | | - | - |
| I2C | O | O | O | O | O ⁽⁵⁾ | O | - | - |
| ADC | O | O | - | - | - | - | - | - |
| Temperature sensor | O | O | O | O | O | - | - | - |
| Comparators | O | O | O | O | O | O | - | - |
| 16-bit timers | O | O | O | O | - | - | - | - |
| LPTIM | O | O | O | O | O | O | - | - |
| IWDG | O | O | O | O | O | O | O | O |
| WWDG | O | O | O | O | - | - | - | - |
| SysTick Timer | O | O | O | O | - | - | - | - |
| GPIOs | O | O | O | O | O | O | - | 2 pins |

3.10 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L011x3/4 devices. It has up to 10 external channels and 2 internal channels (temperature sensor, voltage reference). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (~25 μ A at 10 kSPS, ~200 μ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.11 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.


The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode (see [Table 57: Temperature sensor calibration values](#)).

3.11.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (since no external voltage, $V_{\text{REF+}}$, is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area (see [Table 20: Embedded internal reference voltage calibration values](#)). It is accessible in read-only mode.

Figure 9. STM32L011x3/4 TSSOP14 pinout



1. The above figure shows the package top view.

Table 12. Legend/abbreviations used in the pinout table

| Name | Abbreviation | Definition |
|---------------|---|--|
| Pin name | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name | |
| Pin type | S | Supply pin |
| | I | Input only pin |
| | I/O | Input / output pin |
| I/O structure | FT | 5 V tolerant I/O |
| | FTf | 5 V tolerant I/O, FM+ capable |
| | TTa | 3.3 V tolerant I/O directly connected to the ADC |
| | TC | Standard 3.3V I/O |
| | B | Dedicated BOOT0 pin |
| | RST | Bidirectional reset pin with embedded weak pull-up resistor |
| Notes | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset. | |
| Pin functions | Alternate functions | Functions selected through GPIOx_AFR registers |
| | Additional functions | Functions directly selected/enabled through peripheral registers |

Table 13. Pin definitions

| Pin number | | | | | | | Pin name (function after reset) | Pin type | I/O structure | Notes | Pin functions | |
|------------|----------|---------|----------|--------|-------------------------|---------|---------------------------------------|----------|---------------|--------|---|--|
| TSSOP14 | UFQFPN20 | TSSOP20 | UFQFPN28 | LQFP32 | UFQFPN32 ⁽¹⁾ | WLCSP25 | | | | | Alternate functions | Additional functions |
| 2 | 1 | 2 | 2 | 2 | 2 | B5 | PC14- OSC32_IN | I/O | FT | - | - | OSC32_IN |
| 3 | 2 | 3 | 3 | 3 | 3 | C5 | PC15- OSC32_OUT | I/O | TC | - | - | OSC32_OUT |
| 4 | 3 | 4 | 4 | 4 | 4 | D5 | NRST | I/O | RST | (2) | - | - |
| 10 | 4 | 5 | 5 | 5 | 5 | C4 | VDDA | S | - | (3)(4) | - | - |
| 5 | 5 | 6 | 6 | 6 | 6 | E5 | PA0-CK_IN | I/O | TTa | - | USART2_RX, LPTIM1_IN1, TIM2_CH1, USART2_CTS, TIM2_ETR, LPUART1_RX, COMP1_OUT | COMP1_INM, ADC_IN0, RTC_TAMP2/WKU P1/CK_IN |
| 6 | 6 | 7 | 7 | 7 | 7 | B4 | PA1 | I/O | FT | - | EVENTOUT, LPTIM1_IN2, TIM2_CH2, I2C1_SMBA, USART2_RTS, TIM21_ETR, LPUART1_TX | COMP1_INP, ADC_IN1 |
| - | - | 8 | 8 | 8 | 8 | D4 | PA2 | I/O | TTa | - | TIM21_CH1, TIM2_CH3, USART2_TX, LPUART1_TX, COMP2_OUT | COMP2_INM, ADC_IN2, RTC_TAMP3/RTC_ TS/RTC_OUT/WKU P3 |
| - | - | 9 | 9 | 9 | 9 | E4 | PA3 | I/O | FT | - | TIM21_CH2, TIM2_CH4, USART2_RX, LPUART1_RX | COMP2_INP, ADC_IN3 |
| 7 | 7 | 10 | 10 | 10 | 10 | B3 | PA4 | I/O | TTa | - | SPI1_NSS, LPTIM1_IN1, LPTIM1_ETR, I2C1_SCL, USART2_CK, TIM2_ETR, LPUART1_TX, COMP2_OUT | COMP1_INM, COMP2_INM, ADC_IN4 |

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 15: Voltage characteristics](#), [Table 16: Current characteristics](#), and [Table 17: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 15. Voltage characteristics

| Symbol | Ratings | Min | Max | Unit |
|-------------------------|---|------------------------------------|--------------|------|
| $V_{DD}-V_{SS}$ | External main supply voltage (including V_{DDA} , V_{DD}) ⁽¹⁾ | -0.3 | 4.0 | V |
| V_{IN} ⁽²⁾ | Input voltage on FT and FTf pins | $V_{SS}-0.3$ | $V_{DD}+4.0$ | |
| | Input voltage on TC pins | $V_{SS}-0.3$ | 4.0 | |
| | Input voltage on BOOT0 | V_{SS} | $V_{DD}+4.0$ | |
| | Input voltage on any other pin | $V_{SS}-0.3$ | 4.0 | |
| $ \Delta V_{DD} $ | Variations between different V_{DDx} power pins | - | 50 | mV |
| $ V_{DDA}-V_{DDx} $ | Variations between any V_{DDx} and V_{DDA} power pins ⁽³⁾ | - | 300 | |
| $ \Delta V_{SS} $ | Variations between all different ground pins | - | 50 | |
| $V_{ESD(HBM)}$ | Electrostatic discharge voltage (human body model) | see Section 6.3.11 | | |

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. V_{IN} maximum must always be respected. Refer to [Table 16](#) for maximum allowed injected current values.
3. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and device operation. its value does not need to respect this rule.

Table 16. Current characteristics

| Symbol | Ratings | Max. | Unit |
|----------------------------|--|------------------------|------|
| $\Sigma I_{VDD}^{(2)}$ | Total current into sum of all V_{DD} power lines (source) ⁽¹⁾ | 105 | mA |
| $\Sigma I_{VSS}^{(2)}$ | Total current out of sum of all V_{SS} ground lines (sink) ⁽¹⁾ | 105 | |
| $I_{VDD(PIN)}$ | Maximum current into each V_{DD} power pin (source) ⁽¹⁾ | 100 | |
| $I_{VSS(PIN)}$ | Maximum current out of each V_{SS} ground pin (sink) ⁽¹⁾ | 100 | |
| I_{IO} | Output current sunk by any I/O and control pin except FTf pins | 16 | |
| | Output current sunk by FTf pins | 22 | |
| | Output current sourced by any I/O and control pin | -16 | |
| $\Sigma I_{IO(PIN)}^{(3)}$ | Total output current sunk by sum of all IOs and control pins ⁽⁴⁾ | 45 | |
| | Total output current sourced by sum of all IOs and control pins | -45 | |
| $\Sigma I_{IO(PIN)}$ | Total output current sunk by sum of all IOs and control pins ⁽²⁾ | 90 | |
| | Total output current sourced by sum of all IOs and control pins ⁽²⁾ | -90 | |
| $I_{INJ(PIN)}$ | Injected current on FT, FFf, RST and B pins | -5/+0 ⁽⁵⁾ | |
| | Injected current on TC pin | ± 5 ⁽⁶⁾ | |
| $\Sigma I_{INJ(PIN)}$ | Total injected current (sum of all I/O and control pins) ⁽⁷⁾ | ± 25 | |

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. These values apply only to STM32L011GxUx part number (UFQFPN28 package).
4. This current consumption must be correctly distributed over all I/Os and control pins. In particular, it must be located the closest possible to the couple of supply and ground, and distributed on both sides.
5. Positive current injection is not possible on these I/Os. A negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 15](#) for maximum allowed input voltage values.
6. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 15: Voltage characteristics](#) for the maximum allowed input voltage values.
7. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 17. Thermal characteristics

| Symbol | Ratings | Value | Unit |
|-----------|------------------------------|-------------|------|
| T_{STG} | Storage temperature range | -65 to +150 | °C |
| T_J | Maximum junction temperature | 150 | °C |

Table 32. Peripheral current consumption in run or Sleep mode⁽¹⁾

| Peripheral | | Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C | | | | Unit |
|---------------------------------|----------------------|--|---|---|-------------------------------|--------------------------------|
| | | Range 1, V _{CORE} =1.8 V VOS[1:0] = 01 | Range 2, V _{CORE} =1.5 V VOS[1:0] = 10 | Range 3, V _{CORE} =1.2 V VOS[1:0] = 11 | Low-power sleep and run | |
| APB1 | WWDG | 2.5 | 2 | 1.6 | 2 | μA/MHz (f _{HCLK}) |
| | LPUART1 | 8.3 | 7.2 | 5.4 | 7.2 | |
| | I2C1 | 11 | 8.2 | 6.8 | 8.9 | |
| | LPTIM1 | 14 | 11 | 8.7 | 11 | |
| | TIM2 | 10.5 | 8.5 | 6.4 | 8.5 | |
| | USART2 | 8.5 | 6.8 | 5.4 | 7.1 | |
| APB2 | ADC1 ⁽²⁾ | 5.0 | 3.9 | 3.3 | 4 | μA/MHz (f _{HCLK}) |
| | SPI1 | 4.5 | 3.5 | 2.9 | 3.6 | |
| | TIM21 | 6.8 | 6.1 | 4.5 | 5.6 | |
| | DBGMCU | 1.7 | 1.7 | 1.1 | 1.4 | |
| | SYSCFG/ COMP | 2.5 | 2.4 | 1.6 | 2.3 | |
| Cortex- M0+ core I/O port | GPIOA | 7.6 | 6.3 | 4.9 | 6.5 | μA/MHz (f _{HCLK}) |
| | GPIOB | 5.1 | 4.1 | 3.2 | 4 | |
| | GPIOC | 1.1 | 0.7 | 0.6 | 0.8 | |
| AHB | CRC | 1.5 | 1.1 | 1 | 1.2 | μA/MHz (f _{HCLK}) |
| | FLASH ⁽³⁾ | 10 | 8.5 | 7 | 8.5 | |
| | DMA1 | 5.3 | 4.2 | 3.5 | 4.8 | |
| All enabled | | 96 | 80 | 62 | 88 | |
| PWR | | 2.1 | 1.9 | 1.4 | 1.8 | μA/MHz (f _{HCLK}) |

1. Data based on differential I_{DD} measurement between all peripherals OFF and one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

2. HSI oscillator is OFF for this measure.

3. These values correspond to the Flash memory dynamic current consumption. The Flash memory static consumption (Flash memory ON) equals 12 μA and does not depend on the frequency. The Flash memory consumption is already taken into account in all the supply current consumption tables (Flash memory ON cases).

Low-speed internal (LSI) RC oscillator

Table 39. LSI oscillator characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
|----------------------------|--|-----|-----|-----|---------------|
| $f_{\text{LSI}}^{(1)}$ | LSI frequency | 26 | 38 | 56 | kHz |
| $D_{\text{LSI}}^{(2)}$ | LSI oscillator frequency drift $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ | -10 | - | 4 | % |
| $t_{\text{su(LSI)}}^{(3)}$ | LSI oscillator startup time | - | - | 200 | μs |
| $I_{\text{DD(LSI)}}^{(3)}$ | LSI oscillator power consumption | - | 400 | 510 | nA |


1. Guaranteed by test in production.
2. This is a deviation for an individual part, once the initial frequency has been measured.
3. Guaranteed by design, not tested in production.

Multi-speed internal (MSI) RC oscillator

Table 40. MSI oscillator characteristics

| Symbol | Parameter | Condition | Typ | Max | Unit |
|------------------------------|---|-------------|-----------|-----|---------------|
| f_{MSI} | Frequency after factory calibration, done at $V_{\text{DD}} = 3.3\text{ V}$ and $T_A = 25^{\circ}\text{C}$ | MSI range 0 | 65.5 | - | kHz |
| | | MSI range 1 | 131 | - | |
| | | MSI range 2 | 262 | - | |
| | | MSI range 3 | 524 | - | |
| | | MSI range 4 | 1.05 | - | MHz |
| | | MSI range 5 | 2.1 | - | |
| | | MSI range 6 | 4.2 | - | |
| ACC_{MSI} | Frequency error after factory calibration | - | ± 0.5 | - | % |
| $D_{\text{TEMP(MSI)}}^{(1)}$ | MSI oscillator frequency drift $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ | - | ± 3 | - | % |
| $D_{\text{VOLT(MSI)}}^{(1)}$ | MSI oscillator frequency drift $1.65\text{ V} \leq V_{\text{DD}} \leq 3.6\text{ V}$, $T_A = 25^{\circ}\text{C}$ | - | - | 2.5 | %/V |
| $I_{\text{DD(MSI)}}^{(2)}$ | MSI oscillator power consumption | MSI range 0 | 0.75 | - | μA |
| | | MSI range 1 | 1 | - | |
| | | MSI range 2 | 1.5 | - | |
| | | MSI range 3 | 2.5 | - | |
| | | MSI range 4 | 4.5 | - | |
| | | MSI range 5 | 8 | - | |
| | | MSI range 6 | 15 | - | |

Figure 26. I/O AC characteristics definition



6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} , except when it is internally driven low (see [Table 53](#)).

Unless otherwise specified, the parameters given in [Table 53](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 18](#).

Table 53. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------|---|--|--------------------------|--------------------|-------------|------|
| $V_{IL(NRST)}^{(1)}$ | NRST input low level voltage | - | - | - | $0.3V_{DD}$ | V |
| $V_{IH(NRST)}^{(1)}$ | NRST input high level voltage | - | $0.39V_{DD}^{+}$ 0.59 | - | - | |
| $V_{OL(NRST)}^{(1)}$ | NRST output low level voltage | $I_{OL} = 2 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$ | - | - | 0.4 | |
| | | $I_{OL} = 1.5 \text{ mA}$ $1.65 \text{ V} < V_{DD} < 2.7 \text{ V}$ | - | - | | |
| $V_{hys(NRST)}^{(1)}$ | NRST Schmitt trigger voltage hysteresis | - | - | $10\%V_{DD}^{(2)}$ | - | mV |
| R_{PU} | Weak pull-up equivalent resistor ⁽³⁾ | $V_{IN} = V_{SS}$ | 30 | 45 | 60 | kΩ |
| $V_{F(NRST)}^{(1)}$ | NRST input filtered pulse | - | - | - | 50 | ns |
| $V_{NF(NRST)}^{(1)}$ | NRST input not filtered pulse | - | 350 | - | - | ns |

1. Guaranteed by design, not tested in production.

2. 200 mV minimum value

3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

6.3.17 Comparators

Table 59. Comparator 1 characteristics


| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Typ | Max ⁽¹⁾ | Unit |
|--------------------------|---|--|--------------------|-----|--------------------|-----------|
| V _{DDA} | Analog supply voltage | - | 1.65 | | 3.6 | V |
| R _{400K} | R _{400K} value | - | - | 400 | - | kΩ |
| R _{10K} | R _{10K} value | - | - | 10 | - | |
| V _{IN} | Comparator 1 input voltage range | - | 0.6 | - | V _{DDA} | V |
| t _{START} | Comparator startup time | - | - | 7 | 10 | μs |
| t _d | Propagation delay ⁽²⁾ | - | - | 3 | 10 | |
| V _{offset} | Comparator offset ⁽³⁾ | - | - | ±3 | ±10 | mV |
| dV _{offset} /dt | Comparator offset variation in worst voltage stress conditions ⁽³⁾ | V _{DDA} = 3.6 V V _{IN+} = 0 V V _{IN-} = V _{REFINT} T _A = 25 °C | 0 | 1.5 | 10 | mV/1000 h |
| I _{COMP1} | Current consumption ⁽⁴⁾ | - | - | 160 | 260 | nA |

1. Guaranteed by characterization, not tested in production.
2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
3. In TSSOP14 package, where V_{DPA} pin is shared with V_{DD} pin, I/O toggling should be minimized to reach the values given in the above table. I/O toggling with loaded I/O pins can generate ripple on V_{DD}/V_{DPA} and degrade the comparator performance.
4. Comparator consumption only. Internal reference voltage not included.

Table 60. Comparator 2 characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max ⁽¹⁾ | Unit |
|---------------------|---|---|------|-----|--------------------|--------|
| V _{DDA} | Analog supply voltage | - | 1.65 | - | 3.6 | V |
| V _{IN} | Comparator 2 input voltage range | - | 0 | - | V _{DDA} | V |
| t _{START} | Comparator startup time | Fast mode | - | 15 | 20 | μs |
| | | Slow mode | - | 20 | 25 | |
| t _{d slow} | Propagation delay ⁽²⁾ in slow mode | 1.65 V ≤ V _{DPA} ≤ 2.7 V | - | 1.8 | 3.5 | |
| | | 2.7 V ≤ V _{DPA} ≤ 3.6 V | - | 2.5 | 6 | |
| t _{d fast} | Propagation delay ⁽²⁾ in fast mode | 1.65 V ≤ V _{DPA} ≤ 2.7 V | - | 0.8 | 2 | |
| | | 2.7 V ≤ V _{DPA} ≤ 3.6 V | - | 1.2 | 4 | |
| V _{offset} | Comparator offset error ⁽³⁾ | | - | ±4 | ±20 | mV |
| dThreshold/dt | Threshold voltage temperature coefficient | V _{DPA} = 3.3V T _A = 0 to 50 °C V ₋ = V _{REFINT} , 3/4 V _{REFINT} , 1/2 V _{REFINT} , 1/4 V _{REFINT} | - | 15 | 30 | ppm/°C |

Figure 37. UFQFPN32 recommended footprint




1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.

Figure 38. Example of UFQFPN32 marking (package top view)




1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Device marking

The following figure gives an example of topside marking versus ball A1 position identifier location.

Figure 41. Example of WLCSP25 marking (package top view)




1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

UFQFPN20 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.


Figure 47. Example of UFQFPN20 marking (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

7.6 TSSOP20 package information

Figure 48. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package outline




1. Drawing is not to scale.

Table 74. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | - | - | 1.200 | - | - | 0.0472 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 0.800 | 1.000 | 1.050 | 0.0315 | 0.0394 | 0.0413 |
| b | 0.190 | - | 0.300 | 0.0075 | - | 0.0118 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 6.400 | 6.500 | 6.600 | 0.2520 | 0.2559 | 0.2598 |
| E | 6.200 | 6.400 | 6.600 | 0.2441 | 0.2520 | 0.2598 |
| E1 | 4.300 | 4.400 | 4.500 | 0.1693 | 0.1732 | 0.1772 |
| e | - | 0.650 | - | - | 0.0256 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |


| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|------|-------|-----------------------|------|--------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| k | 0° | - | 8° | 0° | - | 8° |
| aaa | - | - | 0.100 | - | - | 0.0039 |

Figure 49. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package footprint



7.7 TSSOP14 package information

Figure 51. TSSOP14 – 14-lead thin shrink small outline, 5.0 x 4.4 mm, 0.65 mm pitch, package outline



1. Drawing is not to scale.


Table 75. TSSOP14 – 14-lead thin shrink small outline, 5.0 x 4.4 mm, 0.65 mm pitch, package mechanical data

| Symbol | millimeters | | | inches | | |
|--------|-------------|-------|-------|--------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.200 | - | - | 0.0472 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 0.800 | 1.000 | 1.050 | 0.0315 | 0.0394 | 0.0413 |
| b | 0.190 | - | 0.300 | 0.0075 | - | 0.0118 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| CP | - | - | 0.100 | - | - | 0.0039 |
| D | 4.900 | 5.000 | 5.100 | 0.1929 | 0.1969 | 0.2008 |
| e | - | 0.650 | - | - | 0.0256 | - |
| E | 6.200 | 6.400 | 6.600 | 0.2441 | 0.2520 | 0.2598 |
| E1 | 4.300 | 4.400 | 4.500 | 0.1693 | 0.1732 | 0.1772 |
| L | 0.500 | 0.600 | 0.750 | 0.0197 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| a | 0° | - | 8° | 0° | - | 8° |

TSSOP14 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.

Figure 52. Example of TSSOP14 marking (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

7.8 Thermal characteristics

The maximum chip-junction temperature, $T_J \text{ max}$, in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- $T_A \text{ max}$ is the maximum ambient temperature in $^{\circ}\text{C}$,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in $^{\circ}\text{C/W}$,
- $P_D \text{ max}$ is the sum of $P_{\text{INT}} \text{ max}$ and $P_{\text{I/O}} \text{ max}$ ($P_D \text{ max} = P_{\text{INT}} \text{ max} + P_{\text{I/O}} \text{ max}$),
- $P_{\text{INT}} \text{ max}$ is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

$P_{\text{I/O}} \text{ max}$ represents the maximum power dissipation on output pins where:

$$P_{\text{I/O}} \text{ max} = \Sigma (V_{\text{OL}} \times I_{\text{OL}}) + \Sigma ((V_{\text{DD}} - V_{\text{OH}}) \times I_{\text{OH}}),$$

taking into account the actual $V_{\text{OL}} / I_{\text{OL}}$ and $V_{\text{OH}} / I_{\text{OH}}$ of the I/Os at low and high level in the application.

8 Part numbering

Table 77. STM32L011x3/4 ordering information scheme

| | | | | | | | | | | | | | | | | | | |
|--|-------|---|-----|---|---|---|---|---|-----|--|--|--|--|--|--|--|--|--|
| Example: | STM32 | L | 011 | K | 4 | T | 6 | D | xxx | | | | | | | | | |
| Device family | | | | | | | | | | | | | | | | | | |
| STM32 = ARM-based 32-bit microcontroller | | | | | | | | | | | | | | | | | | |
| Product type | | | | | | | | | | | | | | | | | | |
| L = Low power | | | | | | | | | | | | | | | | | | |
| Device subfamily | | | | | | | | | | | | | | | | | | |
| 011 = Access line | | | | | | | | | | | | | | | | | | |
| Pin count | | | | | | | | | | | | | | | | | | |
| K = 32 pins | | | | | | | | | | | | | | | | | | |
| G = 28 pins | | | | | | | | | | | | | | | | | | |
| E = 25 pins | | | | | | | | | | | | | | | | | | |
| F = 20 pins | | | | | | | | | | | | | | | | | | |
| D = 14 pins | | | | | | | | | | | | | | | | | | |
| Flash memory size | | | | | | | | | | | | | | | | | | |
| 3 = 8 Kbytes | | | | | | | | | | | | | | | | | | |
| 4 = 16 Kbytes | | | | | | | | | | | | | | | | | | |
| Package | | | | | | | | | | | | | | | | | | |
| T = LQFP | | | | | | | | | | | | | | | | | | |
| U = UFQFPN | | | | | | | | | | | | | | | | | | |
| Y = WLCSP | | | | | | | | | | | | | | | | | | |
| P = TSSOP | | | | | | | | | | | | | | | | | | |
| Temperature range | | | | | | | | | | | | | | | | | | |
| 6 = Industrial temperature range, −40 to 85 °C | | | | | | | | | | | | | | | | | | |
| 7 = Industrial temperature range, −40 to 105 °C | | | | | | | | | | | | | | | | | | |
| 3 = Industrial temperature range, −40 to 125 °C | | | | | | | | | | | | | | | | | | |
| Options | | | | | | | | | | | | | | | | | | |
| No character = V _{DD} range: 1.8 to 3.6 V and BOR enabled | | | | | | | | | | | | | | | | | | |
| D = V _{DD} range: 1.65 to 3.6 V and BOR disabled | | | | | | | | | | | | | | | | | | |
| Packing | | | | | | | | | | | | | | | | | | |
| TR = tape and reel | | | | | | | | | | | | | | | | | | |
| No character = tray or tube | | | | | | | | | | | | | | | | | | |

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.