



#### Welcome to <u>E-XFL.COM</u>

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I²C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	16
Program Memory Size	16KB (16K × 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 7x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-UFQFN
Supplier Device Package	20-UFQFPN (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l011f4u3tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Contents

1	Intro	duction
2	Desc	ription
	2.1	Device overview
	2.2	Ultra-low-power device continuum 13
3	Fund	tional overview
	3.1	Low-power modes 14
	3.2	Interconnect matrix
	3.3	ARM® Cortex®-M0+ core 19
	3.4	Reset and supply management 20
		3.4.1 Power supply schemes
		3.4.2 Power supply supervisor
		3.4.3 Voltage regulator
		3.4.4 Boot modes
	3.5	Clock management
	3.6	Low-power real-time clock and backup registers
	3.7	General-purpose inputs/outputs (GPIOs) 24
	3.8	Memories
	3.9	Direct memory access (DMA) 25
	3.10	Analog-to-digital converter (ADC)
	3.11	Temperature sensor
		3.11.1 Internal voltage reference (V <sub>RFFINT</sub> )
	3.12	Ultra-low-power comparators and reference voltage
	3.13	System configuration controller 27
	3.14	Timers and watchdogs
		3.14.1 General-purpose timers (TIM2, TIM21)
		3.14.2 Low-power Timer (LPTIM)
		3.14.3 SysTick timer
		3.14.4 Independent watchdog (IWDG)
		3.14.5 Window watchdog (WWDG) 29
	3.15	Communication interfaces 29



Figure 42.	UFQPN28, 4 x 4 mm, 28-pin package outline	101
Figure 43.	UFQFPN28 recommended footprint	102
Figure 44.	Example of UFQFPN28 marking (package top view)	102
Figure 45.	UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline	103
Figure 46.	UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package recommended footprint	104
Figure 47.	Example of UFQFPN20 marking (package top view)	105
Figure 48.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package outline	106
Figure 49.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package footprint	107
Figure 50.	Example of TSSOP20 marking (package top view)	108
Figure 51.	TSSOP14 – 14-lead thin shrink small outline, 5.0 x 4.4 mm, 0.65 mm pitch,	
-	package outline	109
Figure 52.	Example of TSSOP14 marking (package top view)	110
Figure 53.	Thermal resistance	111



#### 2.1 **Device overview**

Т	able 2. U	ltra-low-	power S	TM32L0	11x3/x4	device fe	atures	and peri	pheral d	counts	
Periph	eral	STM32 L011D3	STM32 L011F3	STM32 L011E3	STM32 L011G3	STM32 L011K3	STM32 L011D4	STM32 L011F4	STM32 L011E4	STM32 L011G4	STM32 L011K4
Flash (Kbytes	5)			8					16		
Data EEPRON	/I (bytes)	512									
RAM (Kbytes)						2	2				
Timers	General- purpose					2	2				
	LPTIM					1					
RTC/SYSTIC WWD	K/IWDG/ G					1/1/	1/1				
	SPI	1									
Communi-	l <sup>2</sup> C	1									
interfaces	USART	1									
	LPUART	1									
GPIOs		11	16	21	24	26/28 <sup>(1)</sup>	11	16	21	24	26/28 <sup>(1)</sup>
Clocks: HSE <sup>(2)</sup> /LSE/H	SI/MSI/LSI	1/1/1/1/1									
12b synchror Number of ch	nized ADC nannels	1 4	1 7/9 <sup>(3)</sup>		1 10		1 4	1 7/9 <sup>(3)</sup>		1 10	
Comparators						2	2				
Max. CPU fre	quency					32 N	/Hz				
Operating vo	ltage			1.8 V to 3	.6 V (down 1.65 V	to 1.65 V a to 3.6 V wit	t power-do thout BOR	own) with B option	OR option	I	
Operating temperatures		Ambient temperature: -40 to +125 °C Junction temperature: -40 to +130 °C									

20 1. The devices feature 26 and 28 GPIOs on LQFP32 and UFQFPN32, respectively.

TSSOP/

UFQFPN

2. HSE available only as external clock input (HSE bypass).

TSSOP

14

3. The devices feature 7 and 9 ADC channels on UFQFPN20 and TSSOP20, respectively.

WLCSP

25

UFQFPN

28

LQFP/

UFQFPN

32

TSSOP

14

TSSOP/

UFQFPN

20

WLCSP

25

UFQFPN

28



LQFP/,

UFQFPN

32

Packages



Figure 2. Clock tree



## 3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

# 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

The BOOT0 pin is shared with PB9 GPIO pin. This pin is an input-only pin. If nBOOT\_SEL option bit is reset, sampling this pin on NRST rising edge gives the internal BOOT0 state. This pin then works as PB9 pin. The input voltage characteristics of this pin are specific for BOOT0 pin type (see *Table 50: I/O static characteristics*).

#### Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 26 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event



## 3.15.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode, using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

## 3.15.4 Serial peripheral interface (SPI)

The SPI is able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPI can be served by the DMA controller.

Refer to *Table 11* for the supported modes and features of SPI interface.

SPI features <sup>(1)</sup>	SPI1
Hardware CRC calculation	Х
I2S mode	-
TI mode	Х

### Table 11. SPI implementation

1. X = supported.

# 3.16 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.



# 4 Pin descriptions



1. The above figure shows the package top view.



Figure 4. STM32L011x3/4 UFQFPN32 pinout

1. The above figure shows the package top view.



Pin
descriptions

DocID027973 Rev 4

	Table 14. Alternate functions (continued)								
Ports		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
		SPI1/USART2/ TIM21/ EVENTOUT/ SYS_AF	SPI1/I2C1/ LPTIM	LPUART1/ LPTIM/TIM2/ EVENTOUT/ SYS_AF	I2C1/LPTIM/ EVENTOUT	I2C1/USART2/L PUART1/ EVENTOUT	SPI1/TIM2/21	LPUART1/EVE VENTOUT	COMP1/2
	PB0	EVENTOUT	SPI1_MISO	TIM2_CH2	-	USART2_RTS	TIM2_CH3	-	-
	PB1	USART2_CK	SPI1_MOSI	LPTIM1_IN1	-	LPUART1_RTS	TIM2_CH4	-	-
	PB2	-	-	LPTIM1_OUT	-	-	-	-	-
	PB3	SPI1_SCK	-	TIM2_CH2	-	EVENTOUT	-	-	-
Port B	PB4	SPI1_MISO	-	EVENTOUT	-	-	-	-	-
	PB5	SPI1_MOSI	-	LPTIM1_IN1	I2C1_SMBA	-	TIM21_CH1	-	-
	PB6	USART2_TX	I2C1_SCL	LPTIM1_ETR	-	-	TIM2_CH3	LPUART1_TX	-
	PB7	USART2_RX	I2C1_SDA	LPTIM1_IN2	-	-	TIM2_CH4	LPUART1_RX	-
	PB8	USART2_TX	-	EVENTOUT	-	I2C1_SCL	SPI1_NSS	-	-
	PB9	-	-	-	-	-	-	-	-
Port C	PC14	-	-	-	-	-	-	-	-
	PC15	-	-	-	-	-	-	-	-

42/115

STM32L011x3/4

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	$EI_{VDD}^{(2)}$ Total current into sum of all $V_{DD}$ power lines (source) <sup>(1)</sup>		
ΣI <sub>VSS</sub> <sup>(2)</sup>	Total current out of sum of all $V_{SS}$ ground lines (sink) <sup>(1)</sup>	105	
I <sub>VDD(PIN)</sub>	Maximum current into each V <sub>DD</sub> power pin (source) <sup>(1)</sup>	100	
I <sub>VSS(PIN)</sub>	<sub>S(PIN)</sub> Maximum current out of each V <sub>SS</sub> ground pin (sink) <sup>(1)</sup>		
	Output current sunk by any I/O and control pin except FTf pins	16	
Ι <sub>ΙΟ</sub>	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	
ΣΙ <sub>ΙΟ(ΡΙΝ)</sub> <sup>(3)</sup>	Total output current sunk by sum of all IOs and control pins <sup>(4)</sup>	45	mA
	Total output current sourced by sum of all IOs and control pins	-45	
Σι	Total output current sunk by sum of all IOs and control pins <sup>(2)</sup>	90	
ΣI <sub>IO(PIN)</sub>	Total output current sourced by sum of all IOs and control pins <sup>(2)</sup>	-90	
I	Injected current on FT, FFf, RST and B pins	-5/+0 <sup>(5)</sup>	
'INJ(PIN)	Injected current on TC pin	± 5 <sup>(6)</sup>	
ΣΙ <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(7)</sup>	± 25	

Table 16.	Current	characteristics
-----------	---------	-----------------

 All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

- 3. These values apply only to STM32L011GxUx part number (UFQFPN28 package).
- 4. This current consumption must be correctly distributed over all I/Os and control pins. In particular, it must be located the closest possible to the couple of supply and ground, and distributed on both sides.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 15* for maximum allowed input voltage values.
- A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 15: Voltage characteristics* for the maximum allowed input voltage values.
- 7. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 17	. Thermal	characteristics
----------	-----------	-----------------

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C



Symbol	Parameter	Conditions	Min	Мах	Unit
Та		Maximum power dissipation (range 6)	-40	85	
	Temperature range	Maximum power dissipation (range 7)	-40	105	
		Maximum power dissipation (range 3)	-40	125	°C
TJ	Junction temperature range (range 6)	-40 °C $\leq$ T <sub>A</sub> $\leq$ 85 °	-40	105	
	Junction temperature range (range 7)	-40 °C $\leq$ T <sub>A</sub> $\leq$ 105 °C	-40	125	
	Junction temperature range (range 3)	-40 °C $\leq$ T <sub>A</sub> $\leq$ 125 °C	-40	130	

 Table 18. General operating conditions (continued)

1. It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and normal operation.

2. To sustain a voltage higher than  $V_{DD}$ +0.3V, the internal pull-up/pull-down resistors must be disabled.

If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>J</sub> max (see Table 17: Thermal characteristics on page 47).

### 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 18*.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
t <sub>VDD</sub> <sup>(1)</sup>		BOR detector enabled	0	-	8		
		BOR detector disabled	0	-	1000		
	V fall time rate	BOR detector enabled	20	-	~	μ5/ν	
		BOR detector disabled	0	-	1000		
T <sub>RSTTEMPO</sub> <sup>(1)</sup>	Poset temporization	V <sub>DD</sub> rising, BOR enabled	-	2	3.3	ma	
	Resertemponzation	V <sub>DD</sub> rising, BOR disabled <sup>(2)</sup>	0.4	0.7	1.6	1115	
M	Power on/power down reset threshold	Falling edge	1	1.5	1.65		
♥ POR/PDR		Rising edge	1.3	1.5	1.65		
N/ s	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74		
VBOR0		Rising edge	1.69	1.76	1.8	V	
V	Prown out report throshold 1	Falling edge	1.87	1.93	1.97	v	
VBOR1	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07		
N/ s	Prown out report throshold 2	Falling edge	2.22	2.30	2.35		
V <sub>BOR2</sub>	Brown-out reset threshold 2	Rising edge	2.31	2.41	2.44		

#### Table 19. Embedded reset and power control block characteristics



Symbol	Parameter	Conditions	Тур	Max	Unit
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	5.1	8	
	Wakeup from Stop mode, regulator in Run mode	f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	5.1	7	
Symbol		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.1	11	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 1	5	8	
twustop		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 2	5	8	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 3	5	8	
	Wakeup from Stop mode, regulator in low-power mode	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz	7.4	13	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 1.05 MHz	14	23	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 524 kHz	28	38	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 262 kHz	51	65	μs
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 131 kHz	99	120	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 65 kHz	196	260	
		f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	5.1	7	
		f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	8.2	11	
	Wakeup from Stop mode, regulator in low-power mode, HSI kept running in Stop mode	f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	3.25	-	
	Wakeup from Stop mode, regulator in	f <sub>HCLK</sub> = f <sub>HSI</sub> = 16 MHz	4.9	7	
	low-power mode, code running from	f <sub>HCLK</sub> = f <sub>HSI</sub> /4 = 4 MHz	7.9	10	
	RAM	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	4.8	8	
t	Wakeup from Standby mode FWU bit = 1	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz	65	130	
twustop	Wakeup from Standby mode FWU bit = 0	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz	2.2	3	ms

Table 34. Low-power mode wakeup timings (continued)



Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
<sup>t</sup> s∪(MSI)	MSL oscillator startun timo	MSI range 4	6	-	
		MSI range 5	5	-	μδ
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	
		MSI range 0	-	40	
		MSI range 1	-	20	
	MSL oppillator stabilization time	MSI range 2	-	10	
		MSI range 3	-	4	
$t_{oTAD}(10)$		MSI range 4	-	2.5	115
'STAB(MSI)		MSI range 5	-	2	μο
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
f	MSL oscillator frequency overshoct	Any range to range 5	-	4	MНz
'OVER(MSI)		Any range to range 6	-	6	IVILIZ

1. This is a deviation for an individual part, once the initial frequency has been measured.

2. Guaranteed by characterization results, not tested in production.

## 6.3.8 PLL characteristics

The parameters given in *Table 41* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 18*.

Symbol	Poromotor		Unit		
Symbol	Falanetei	Min	Тур	Max <sup>(1)</sup>	Onit
f	PLL input clock <sup>(2)</sup>	2	-	24	MHz
PLL_IN	PLL input clock duty cycle	45	-	55	%





Figure 27. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

 The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 53. Otherwise the reset will not be taken into account by the device.

### 6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 54* are values derived from tests performed under ambient temperature,  $f_{PCLK}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 18: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V	Analog supply voltage for	Fast channel	1.65	-	3.6	V	
V DDA	ADC ON	Standard channels	1.75 <sup>(1)</sup>	-	3.6	v	
	Current consumption of the	1.14 Msps	-	200	-		
I <sub>DDA (ADC)</sub>	ADC on V <sub>DDA</sub>	10 ksps	-	40	-		
	Current consumption of the	1.14 Msps	-	70	-	μΑ	
	ADC on V <sub>DD</sub> <sup>(2)</sup>	10 ksps	-	1	-		
		Voltage scaling Range 1	0.14	-	16		
f <sub>ADC</sub>	ADC clock frequency	Voltage scaling Range 2	0.14	-	8	MHz	
		Voltage scaling Range 3	0.14	-	4		
f <sub>S</sub> <sup>(3)</sup>	Sampling rate	-	0.05	-	1.14	MHz	
f <sub>TRIG</sub> <sup>(3)</sup>	External trigger frequency	f <sub>ADC</sub> = 16 MHz, 16-bit resolution	-	-	941	kHz	
		-	-	-	17	1/f <sub>ADC</sub>	
V <sub>AIN</sub>	Conversion voltage range	-	0	-	V <sub>DDA</sub>	V	
R <sub>AIN</sub> <sup>(3)</sup>	External input impedance	See <i>Equation 1</i> and <i>Table 55</i> for details	-	-	50	kΩ	
R <sub>ADC</sub> <sup>(3)(4)</sup>	Sampling switch resistance	-	-	-	1	kΩ	
C <sub>ADC</sub> <sup>(3)</sup>	Internal sample and hold capacitor	-	-	-	8	pF	

Table 54. ADC characteristics



					Ab	0			
		P may for	R <sub>AIN</sub> max for standard channels (kΩ)						
T <sub>s</sub> (cycles)	t <sub>S</sub> (µs)	fast channels (kΩ)	V <sub>DD</sub> > 2.7 V	V <sub>DD</sub> > 2.4 V	V <sub>DD</sub> > 2.0 V	V <sub>DD</sub> > 1.8 V	V <sub>DD</sub> > 1.75 V	V <sub>DD</sub> > 1.65 V and T <sub>A</sub> > -10 °C	V <sub>DD</sub> > 1.65 V and T <sub>A</sub> > 25 °C
1.5	0.09	0.5	< 0.1	NA	NA	NA	NA	NA	NA
3.5	0.22	1	0.2	< 0.1	NA	NA	NA	NA	NA
7.5	0.47	2.5	1.7	1.5	< 0.1	NA	NA	NA	NA
12.5	0.78	4	3.2	3	1	NA	NA	NA	NA
19.5	1.22	6.5	5.7	5.5	3.5	NA	NA	NA	< 0.1
39.5	2.47	13	12.2	12	10	NA	NA	NA	5
79.5	4.97	27	26.2	26	24	< 0.1	NA	NA	19
160.5	10.03	50	49.2	49	47	32	< 0.1	< 0.1	42

Table 55.  $R_{AIN}$  max for  $f_{ADC}$  = 16 MHz<sup>(1)</sup>

1. Guaranteed by design.

# Table 56. ADC $accuracy^{(1)(2)(3)(4)}$

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
ET	Total unadjusted error	1.65 V < V <sub>DDA</sub> < 3.6 V, range	-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
ENOB	Effective number of bits		10.2	11		
	Effective number of bits (16-bit mode oversampling with ratio =256) <sup>(5)</sup>	1/2/3, except for TSSOP14 package	11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		62	67.8	-	
	Signal-to-noise ratio		63	68	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) <sup>(5)</sup>		70	76	-	dB
THD	Total harmonic distortion		-	-81	-68.5	



#### **Electrical characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	3	5	
EO	Offset error		-	2	2.5	
EG	Gain error		-	2	2.5	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.7	
ENOB	Effective number of bits	1.65 V < V <sub>DDA</sub> < 3.6 V, range 1/2/3, TSSOP14 package	9.5	10.5	-	
	Effective number of bits (16-bit mode oversampling with ratio =256) <sup>(5)</sup>		10.7	11.6	-	bits
SINAD	Signal-to-noise distortion		59	65	-	
	Signal-to-noise ratio		59	65	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) <sup>(5)</sup>		66	73	-	dB
THD	Total harmonic distortion	]	-	-75	-63	

## Table 56. ADC $accuracy^{(1)(2)(3)(4)}$

1. ADC DC accuracy values are measured after internal calibration.

 ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.12 does not affect the ADC

Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 6.3.12 does not affect the ADC accuracy.

- 3. Better performance may be achieved in restricted  $V_{\text{DDA}}$ , frequency and temperature ranges.
- 4. In TSSOP14 package, where V<sub>DDA</sub> pin is shared with V<sub>DD</sub> pin, I/O toggling should be minimized to reach the values given in the above table. I/O toggling with loaded I/O pins can generate ripple on V<sub>DD</sub>/V<sub>DDA</sub> and degrade the ADC accuracy.
- 5. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.

#### Figure 28. ADC accuracy characteristics





### 6.3.17 Comparators

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit			
$V_{DDA}$	Analog supply voltage	-	1.65		3.6	V			
R <sub>400K</sub>	R <sub>400K</sub> value	-	-	400	-	kO			
R <sub>10K</sub>	R <sub>10K</sub> value	-	-	10	-	K22			
V <sub>IN</sub>	Comparator 1 input voltage range	-	0.6	-	V <sub>DDA</sub>	V			
t <sub>START</sub>	Comparator startup time	-	-	7	10	110			
td	Propagation delay <sup>(2)</sup>	-	-	3	10	μ5			
V <sub>offset</sub>	Comparator offset <sup>(3)</sup>	-	-	±3	±10	mV			
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions <sup>(3)</sup>	$V_{DDA} = 3.6 V$ $V_{IN+} = 0 V$ $V_{IN-} = V_{REFINT}$ $T_A = 25 ° C$	0	1.5	10	mV/1000 h			
I <sub>COMP1</sub>	Current consumption <sup>(4)</sup>	-	-	160	260	nA			

Table 59. Comparator 1 characteristics

1. Guaranteed by characterization, not tested in production.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

 In TSSOP14 package, where V<sub>DDA</sub> pin is shared with V<sub>DD</sub> pin, I/O toggling should be minimized to reach the values given in the above table. I/O toggling with loaded I/O pins can generate ripple on V<sub>DD</sub>/V<sub>DDA</sub> and degrade the comparator performance.

4. Comparator consumption only. Internal reference voltage not included.

### Table 60. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage	-	1.65	-	3.6	V
V <sub>IN</sub>	Comparator 2 input voltage range	-	0	-	$V_{DDA}$	V
+.	Comparator startup time	Fast mode	-	15	20	
<sup>I</sup> START		Slow mode	-	20	25	
t <sub>d slow</sub>	Propagation delay <sup>(2)</sup> in slow mode	$1.65 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.7 \text{ V}$	-	1.8	3.5	
		$2.7 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.6 \text{ V}$	-	2.5	6	μs
	Propagation delay <sup>(2)</sup> in fast mode	$1.65 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.7 \text{ V}$	-	0.8	2	
<sup>1</sup> d fast		$2.7 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.6 \text{ V}$	-	1.2	4	
V <sub>offset</sub>	Comparator offset error <sup>(3)</sup>		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V$ $T_{A} = 0 \text{ to } 50 \degree \text{C}$ $V = V_{REFINT},$ $3/4 V_{REFINT},$ $1/2 V_{REFINT},$ $1/4 V_{REFINT}.$	-	15	30	ppm /°C

# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status *are available at http://www.st.com.* ECOPACK<sup>®</sup> is an ST trademark.

# 7.1 LQFP32 package information



Figure 33. LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline

1. Drawing is not to scale.



### **UFQFPN20** device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



# 8 Part numbering

Table 77. STM32L011x3/4 ordering information scheme								
Example:	STM32	L 011	К	4	Т	6	D	ххх
Device family								
STM32 = ARM-based 32-bit microcontroller								
Product type								
L = Low power								
Device subfamily								
011 = Access line								
Pin count								
K = 32 pins								
G = 28 pins								
E = 25 pins								
F = 20 pins								
D = 14 pins								
Flash memory size								
3 = 8 Kbytes								
4 = 16 Kbytes								
Package								
T = LQFP								
U = UFQFPN								
Y = WLCSP								
P = TSSOP								
Temperature range								
$6 = $ Industrial temperature range $-40$ to $85 \degree$ C								
$7 = $ Industrial temperature range $-40$ to $105 ^{\circ}$ C								
$3 = $ Industrial temperature range $-40$ to $125 ^{\circ}\text{C}$								
Options								
No character = $V_{DD}$ range: 1.8 to 3.6 V and BOR	R enabled							
D = $V_{DD}$ range: 1.65 to 3.6 V and BOR disabled								
Packing								

TR = tape and reel

No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

