

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN
Supplier Device Package	28-UFQFPN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l011g4u6tr

STM32L011x3/4 Contents

Contents

1	Intro	uction	9
2	Desc	iption	10
	2.1	Device overview	11
	2.2	Ultra-low-power device continuum	13
3	Fund	ional overview	14
	3.1	Low-power modes	14
	3.2	Interconnect matrix	18
	3.3	ARM® Cortex®-M0+ core	19
	3.4	Reset and supply management	20
		3.4.1 Power supply schemes	20
		3.4.2 Power supply supervisor	20
		3.4.3 Voltage regulator	21
		3.4.4 Boot modes	21
	3.5	Clock management	22
	3.6	Low-power real-time clock and backup registers	24
	3.7	General-purpose inputs/outputs (GPIOs)	24
	3.8	Memories	25
	3.9	Direct memory access (DMA)	25
	3.10	Analog-to-digital converter (ADC)	26
	3.11	Temperature sensor	
		3.11.1 Internal voltage reference (V _{REFINT})	
	3.12	Ultra-low-power comparators and reference voltage	
	3.13	System configuration controller	
	3.14	Timers and watchdogs	
	0.11	3.14.1 General-purpose timers (TIM2, TIM21)	
		3.14.2 Low-power Timer (LPTIM)	
		3.14.3 SysTick timer	
		3.14.4 Independent watchdog (IWDG)	
		3.14.5 Window watchdog (WWDG)	
	3.15	Communication interfaces	29



List of figures STM32L011x3/4

List of figures

Figure 1.	STM32L011x3/4 block diagram	
Figure 2.	Clock tree	23
Figure 3.	STM32L011x3/4 LQFP32 pinout	33
Figure 4.	STM32L011x3/4 UFQFPN32 pinout	33
Figure 5.	STM32L011x3/4 WLCSP25 pinout	34
Figure 6.	STM32L011x3/4 UFQFPN28 pinout	34
Figure 7.	STM32L011x3/4 UFQFPN20 pinout	35
Figure 8.	STM32L011x3/4 TSSOP20 pinout	35
Figure 9.	STM32L011x3/4 TSSOP14 pinout	36
Figure 10.	Memory map	43
Figure 11.	Pin loading conditions	44
Figure 12.	Pin input voltage	44
Figure 13.	Power supply scheme	45
Figure 14.	Current consumption measurement scheme	45
Figure 15.	IDD vs VDD, at TA= 25 °C, Run mode, code running from	
	Flash memory, Range 2, 16 MHz HSE, 1WS	54
Figure 16.	IDD vs VDD, at TA= 25 °C, Run mode, code running from	
	Flash memory, Range 2, HSI16, 1WS	54
Figure 17.	IDD vs VDD, at TA= -40/25/55/ 85/105/125 °C, Low-power run mode,	
	code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	58
Figure 18.	IDD vs VDD, at TA= -40/25/55/ 85/105/125 °C, Stop mode with RTC enabled	
	and running on LSE Low drive	59
Figure 19.	IDD vs VDD, at TA= -40/25/55/85/105/125 °C, Stop mode with RTC disabled,	
	all clocks OFF	
Figure 20.	High-speed external clock source AC timing diagram	64
Figure 21.	Low-speed external clock source AC timing diagram	
Figure 22.	Typical application with a 32.768 kHz crystal	66
Figure 23.	HSI16 minimum and maximum value versus temperature	67
Figure 24.	VIH/VIL versus VDD (CMOS I/Os)	76
Figure 25.	VIH/VIL versus VDD (TTL I/Os)	76
Figure 26.	I/O AC characteristics definition	79
Figure 27.	Recommended NRST pin protection	80
Figure 28.	ADC accuracy characteristics	83
Figure 29.	Typical connection diagram using the ADC	84
Figure 30.	SPI timing diagram - slave mode and CPHA = 0	
Figure 31.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	92
Figure 32.	SPI timing diagram - master mode ⁽¹⁾	92
Figure 33.	LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline	93
Figure 34.	LQFP32 recommended footprint	
Figure 35.	Example of LQFP32 marking (package top view)	95
Figure 36.	UFQFPN32, 5 x 5 mm, 32-pin package outline	
Figure 37.	UFQFPN32 recommended footprint	97
Figure 38.	Example of UFQFPN32 marking (package top view)	
Figure 39.	WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale	
-	package outline	98
Figure 40.	WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale	
=	package recommended footprint	99
Figure 41.	Example of WLCSP25 marking (package top view)	



Functional overview STM32L011x3/4

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued) $^{(1)(2)}$

	(Hom Run	Low-		Low-		Stop	Standby	
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-	-
Power-on/down reset (POR/PDR)	Y	Y	Υ	Υ	Υ	Y	Υ	Y
High Speed Internal (HSI)	0	0	-	-	(3)	-	-	-
High Speed External (HSE)	0	0	0	0	-	-	-	-
Low Speed Internal (LSI)	0	0	0	0	0	-	0	-
Low Speed External (LSE)	0	0	0	0	0	-	0	-
Multi-Speed Internal (MSI)	0	0	Y	Y	-	-	-	-
Inter-Connect Controller	Y	Y	Y	Y	Υ	-	-	-
RTC	0	0	0	0	0	0	0	-
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	0	0	0	0	-	0	0
USART	0	0	0	0	O ⁽⁴⁾	0	-	-
LPUART	0	0	0	0	O ⁽⁴⁾	0	-	-
SPI	0	0	0	0	-		-	-
I2C	0	0	0	0	O ⁽⁵⁾	0	-	-
ADC	0	0	-	-	-	-	ı	-
Temperature sensor	0	0	0	0	0	-	-	-
Comparators	0	0	0	0	0	0	-	-
16-bit timers	0	0	0	0	-	-	-	-
LPTIM	0	0	0	0	0	0	-	-
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0	-	-	-	-
SysTick Timer	0	0	0	0	-	-	ı	-
GPIOs	0	0	0	0	0	0	ı	2 pins

STM32L011x3/4 Functional overview

3.10 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L011x3/4 devices. It has up to 10 external channels and 2 internal channels (temperature sensor, voltage reference). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (~25 μ A at 10 kSPS, ~200 μ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.11 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode (see *Table 57: Temperature sensor calibration values*).

3.11.1 Internal voltage reference (V_{RFFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (since no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area (see *Table 20: Embedded internal reference voltage calibration values*). It is accessible in read-only mode.



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V $_{DD}$ \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 11.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 12*.



6.1.6 Power supply scheme

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) Ю GP I/Os Kernel logic Logic (CPU, Digital & Memories) Regulator N × 100 nF $+ 1 \times 10 \mu F$ V_{DDA} V_{DDA} Analog: 100 nF ■ + 1 µF RC,PLL,COMP, ADC V_{SSA} MSv36135V1

Figure 13. Power supply scheme

- 1. On TSSOP14 package, $\rm V_{DDA}$ is internally connected to $\rm V_{DD}.$
- 2. V_{SSA} is internally connected to V_{SS} on all packages.

6.1.7 Current consumption measurement

IDD VDDA

N× 100 nF
+ 1 × 10 μF

NxVSS

MSv34711V1

Figure 14. Current consumption measurement scheme

Table 16. Current characteristics

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	105	
ΣI _{VSS} ⁽²⁾	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	105	
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FTf pins	16	
I _{IO}	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	
ΣI (3)	Total output current sunk by sum of all IOs and control pins ⁽⁴⁾	45	mA
ΣΙ _{ΙΟ(PIN)} ⁽³⁾	Total output current sourced by sum of all IOs and control pins	-45	
71	Total output current sunk by sum of all IOs and control pins ⁽²⁾	90	
ΣΙ _{ΙΟ(PIN)}	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-90	
1	Injected current on FT, FFf, RST and B pins	-5/+0 ⁽⁵⁾	
I _{INJ(PIN)}	Injected current on TC pin	± 5 ⁽⁶⁾	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁷⁾	± 25	

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. These values apply only to STM32L011GxUx part number (UFQFPN28 package).
- This current consumption must be correctly distributed over all I/Os and control pins. In particular, it must be located the closest possible to the couple of supply and ground, and distributed on both sides.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 15* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 15: Voltage characteristics* for the maximum allowed input voltage values
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

Table 17. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

IDD (mA)

2.5

1.5

1

0.5


1

0.5

Dhrystone 2.1, 1 WS, TA = 25 °C

Figure 15. I_{DD} vs V_{DD} , at T_A = 25 °C, Run mode, code running from Flash memory, Range 2, 16 MHz HSE, 1WS





MSv40355V2

Table 27. Current consumption in Low-power Run mode

Symbol	Parameter		Conditions		Тур	Max ⁽¹⁾	Unit
			MSI clock, 65 kHz	T _A = -40 °C to 25 °C	5.7	8.1	
				T _A = 85 °C	6.5	9	
			f _{HCLK} = 32 kHz	T _A = 105 °C	8	13	
		All		T _A = 125 °C	11.5	22	
		peripherals OFF, code		T _A =-40 °C to 25 °C	8.7	11	
		executed	MSI clock, 65 kHz	T _A = 85 °C	9.5	12	
		from RAM, Flash	f _{HCLK} = 65 kHz	T _A = 105 °C	11	15	
		switched		T _A = 125 °C	15	24	
		OFF, V _{DD} from 1.65 V		T_A = -40 °C to 25 °C	17	19	
		to 3.6 V		T _A = 55 °C	17	19.5	μΑ
	Supply current in Low-power run mode		MSI clock, 131 kHz f _{HCLK} = 131 kHz	T _A = 85 °C	17.5	20	
				T _A = 105 °C	19	22	
I _{DD}				T _A = 125 °C	22.5	31	
(LP Run)			MSI clock, 65 kHz f _{HCLK} = 32 kHz	T_A = -40 °C to 25 °C	18	22	
				T _A = 85 °C	20	24	
				T _A = 105 °C	22	27	
				T _A = 125 °C	26.5	37	1
		All peripherals		T _A = -40 °C to 25 °C	22	25	
		OFF, code	MSI clock, 65 kHz	T _A = 85 °C	24	27	
		executed from Flash,	f _{HCLK} = 65 kHz	T _A = 105 °C	26	30	
		V _{DD} from		T _A = 125 °C	30.5	39	
		1.65 V to 3.6 V		T _A = -40 °C to 25 °C	32	34	
				T _A = 55 °C	32.5	35	
			MSI clock, 131 kHz f _{HCLK} = 131 kHz	T _A = 85 °C	34	37	
			HOLK -	T _A = 105 °C	36	39	
				T _A = 125 °C	40	47	

^{1.} Guaranteed by characterization results at 125 °C, not tested in production, unless otherwise specified.

Table 33. Peripheral current consumption in Stop and Standby mode

Symbol	Dorinhoval	Typical consum	Unit		
Symbol	Peripheral V _{DD} =1.8 V		V _{DD} =3.0 V	Unit	
I _{DD(PVD / BOR)}	-	0.6	1		
I _{REFINT}	-	1.25	1.3]	
-	LSE Low drive	0.11	0.16]	
-	LPTIM1, Input 100 Hz	0.01	0.02	μA	
-	LPTIM1, Input 1 MHz	8	9		
-	LPUART1	0.025	0.027		
-	RTC	0.1	0.19	1	

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 18*.

Table 34. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WUSLEEP}	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	7	8	
twusleep_lp	Wakeup from Low-power sleep mode, f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash enabled	7	8	CPU cycles
		f _{HCLK} = 262 kHz Flash switched OFF	9	10	

Table 34. Low-power mode wakeup timings (continued)

Symbol	Parameter	Conditions	Тур	Max	Unit
		f _{HCLK} = f _{MSI} = 4.2 MHz	5.1	8	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	5.1	7	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	8.1	11	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1	5	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 2	5	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	5	8	
		f _{HCLK} = f _{MSI} = 2.1 MHz	7.4	13	
	Wakeup from Stop mode, regulator in low-power mode	f _{HCLK} = f _{MSI} = 1.05 MHz	14	23	
t _{WUSTOP}		f _{HCLK} = f _{MSI} = 524 kHz	28	38	
		f _{HCLK} = f _{MSI} = 262 kHz	51	65	μs
		f _{HCLK} = f _{MSI} = 131 kHz	99	120	
		f _{HCLK} = f _{MSI} = 65 kHz	196	260	
		$f_{HCLK} = f_{HSI} = 16 \text{ MHz}$	5.1	7	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	8.2	8.2 11	
	Wakeup from Stop mode, regulator in low-power mode, HSI kept running in Stop mode	f _{HCLK} = f _{HSI} = 16 MHz	3.25	-	
	Wakeup from Stop mode, regulator in	f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
	low-power mode, code running from	f _{HCLK} = f _{HSI} /4 = 4 MHz	7.9	10	
	RAM	f _{HCLK} = f _{MSI} = 4.2 MHz	4.8	8	
t	Wakeup from Standby mode FWU bit = 1	f _{HCLK} = f _{MSI} = 2.1 MHz	65	130	
twustdby	Wakeup from Standby mode FWU bit = 0	f _{HCLK} = f _{MSI} = 2.1 MHz	2.2	3	ms

6.3.6 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 20.

Table 35. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source frequency	CSS is ON or PLL is used	1	8	32	MHz
f _{HSE_ext}		CSS is OFF, PLL not used	0	8	32	MHz
V _{HSEH}	CK_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	CK_IN input pin low level voltage		V_{SS}	ı	0.3V _{DD}	٧
$\begin{array}{c} t_{\text{W(HSE)}} \\ t_{\text{W(HSE)}} \end{array}$	CK_IN high or low time		12	ı	-	ns
t _{r(HSE)}	CK_IN rise or fall time	_	-	-	20	115
C _{in(HSE)}	CK_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45	1	55	%
IL	CK_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	ı	±1	μA

^{1.} Guaranteed by design, not tested in production.

 V_{HSEH} 90% 10% V_{HSEL} → t_{f(HSE)} ⊥ t_{W(HSE)} $t_{\text{r}(\text{HSE})}$ T_{HSE} $f_{\text{HSE_ext}}$ EXTERNAL CLOCK SOURC CK_IN STM32L011/21xx MSv37877V1

Figure 20. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 18*.

Table 36. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
t _{w(LSE)}	OSC32_IN high or low time		465	-	-	ns
$\begin{matrix} t_{r(LSE)} \\ t_{f(LSE)} \end{matrix}$	OSC32_IN rise or fall time		-	-	10	113
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy _(LSE)	Duty cycle	-	45	-	55	%
IL	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production




Figure 21. Low-speed external clock source AC timing diagram

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 37*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization



6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under the conditions summarized in *Table 18*. All I/Os are CMOS and TTL compliant.

Table 50. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IL}	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V _{DD}		
		BOOT0 pin	-	-	0.14V _{DD} ⁽¹⁾		
V	Input high level voltage	All I/Os except BOOT0 pin	0.7 V _{DD}	-	-	V	
V _{IH}		BOOT0 pin	0.15 V _{DD} +0.56 ⁽¹⁾	-	-		
V	I/O Schmitt trigger voltage hysteresis	Standard I/Os	-	10% V _{DD} ⁽³⁾	-		
V _{hys}	(2)	BOOT0 pin	-	0.01	-		
		$V_{SS} \le V_{IN} \le V_{DD}$ All I/Os except BOOT0 and FTf I/Os	-	-	±50	nA	
		BOOT0 ⁽⁵⁾ V _{IN} = V _{DD}	-	+2	-		
I _{lkg}	Input leakage current ⁽⁴⁾	BOOT0 V _{IN} = V _{SS}	-	0	- - - - ±50	μА	
		V _{DD} ≤ V _{IN} ≤ 5 V FT I/Os	-	-	200	- nA	
		$V_{DD} \le V_{IN} \le 5 \text{ V}$ FTf I/Os	-	-	500	IIA	
		$V_{DD} \le V_{IN} \le 5 V$ BOOT0	-	-	10	μΑ	
R _{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ	
R _{PD}	Weak pull-down equivalent resistor ⁽⁶⁾	$V_{IN} = V_{DD}$	30	45	60	kΩ	
C _{IO}	I/O pin capacitance	-	-	5	-	pF	

^{1.} Guaranteed by characterization, not tested in production



^{2.} Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results, not tested in production.

^{3.} With a minimum of 200 mV. Guaranteed by characterization results, not tested in production.

^{4.} The max. value may be exceeded if negative current is injected on adjacent pins.

^{5.} BOOT0/PB9 pin limitation: typical input leakage current = 2 μ A and input frequency limited to 10 kHz (1.65 V < V_{DD} < 2.7 V) and 5 MHz (2.7 V < V_{DD} < 3.6 V).

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

Table 18. All I/Os are CMOS and TTL compliant.

Table 51. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ ,	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	$TTL \ port^{(2)},$ $I_{IO} = + 8 \ mA$ $2.7 \ V \le V_{DD} \le 3.6 \ V$	-	0.4	
V _{OH} (3)(4)	Output high level voltage for an I/O pin	$TTL \ port^{(2)},$ $I_{IO} = -6 \ mA$ $2.7 \ V \le V_{DD} \le 3.6 \ V$	2.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +15 mA 2.7 V \leq V _{DD} \leq 3.6 V	-	1.3	٧
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I_{IO} = -15 mA 2.7 V \leq V _{DD} \leq 3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +4 mA 1.65 V \leq V _{DD} $<$ 3.6 V	-	0.45	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I_{IO} = -4 mA 1.65 V \leq V _{DD} \leq 3.6 V	V _{DD} -0.45	-	
V _{OLFM+} ⁽¹⁾⁽⁴⁾	Output low level voltage for an FTf	$I_{IO} = 20 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	-	0.4	
	I/O pin in Fm+ mode	I_{IO} = 10 mA 1.65 V \leq V _{DD} \leq 3.6 V	-	0.4	

^{1.} The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 16*. The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 16. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

^{4.} Guaranteed by characterization results, not tested in production.




Figure 26. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}, except when it is internally driven low (see *Table 53*).

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 18*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	-	-	0.3V _{DD}	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	0.39V _{DD} + 0.59		-	
V _{OL(NRST)} ⁽¹⁾	NRST output low level voltage	$I_{OL} = 2 \text{ mA}$ 2.7 V < V_{DD} < 3.6 V	-	-	0.4	V
	NKS1 output low level voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	-	-	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 53. NRST pin characteristics

^{1.} Guaranteed by design, not tested in production.

^{2. 200} mV minimum value

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

Table 54. ADC characteristics (continued)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
4 (3)	Calibration time	f _{ADC} = 16 MHz	5.2			μs		
t _{CAL} ⁽³⁾		-		83		1/f _{ADC}		
W _{LATENCY}	ADC_DR register write latency	ADC clock = HSI16	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-		
		ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle		
		ADC clock = PCLK/4	-	- 8.5 0.266	-	f _{PCLK} cycle		
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$		μs				
t _{latr} (3)		$f_{ADC} = f_{PCLK}/2$	8.5			1/f _{PCLK}		
		$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	0.516			μs		
		$f_{ADC} = f_{PCLK}/4$	16.5			1/f _{PCLK}		
		f _{ADC} = f _{HSI16} = 16 MHz	Hz 0.252	-	0.260	μs		
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI16}	- 1		-	1/f _{HSI16}		
ts ⁽³⁾	Sampling time	f _{ADC} = 16 MHz	0.093	.093 - 10.03	10.03	μs		
ī _S '''	Sampling time	-	1.5	-	239.5	1/f _{ADC}		
t _{STAB} (3)	Power-up time	-	0	0	1	μs		
	Total conversion time	f _{ADC} = 16 MHz	0.875		10.81	μs		
t _{ConV} ⁽³⁾	Total conversion time (including sampling time)	-	14 to 173 (t _S for sampling +12 successive approximation)		-	1/f _{ADC}		

Table 54. ADC characteristics (continued)

- 3. Guaranteed by design, not tested in production.
- Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 55: RAIN max for fADC = 16 MHz.

$$\begin{aligned} & \text{Equation 1: R}_{\text{AIN}} \max_{T_{S}} \text{formula} \\ & R_{\text{AIN}} \! < \! \frac{T_{S}}{f_{\text{ADC}} \! \times C_{\text{ADC}} \! \times ln(2^{N+2})} \! - R_{\text{ADC}} \end{aligned}$$

The simplified formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

^{1.} V_{DDA} minimum value can be decreased in specific temperature conditions. Refer to *Table 55: RAIN max for fADC = 16 MHz*.

^{2.} A current consumption proportional to the APB clock frequency has to be added (see *Table 32: Peripheral current consumption in run or Sleep mode*).

Table 67. SPI characteristics in voltage Range 3 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	CDI plack fraguency	Master mode			2	- MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	-	2 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode		50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input setup time	Master mode	3	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	16	-	-	
t _{h(SI)}	Data input noid time	Slave mode	14	-	-	ns
t _{a(SO}	Data output access time	Slave mode	30	-	70	
t _{dis(SO)}	Data output disable time	Slave mode	40	-	80	
t (00)	Data output valid time	Slave mode	-	26.5	47	
t _{v(SO)}	Bata output valid time	Master mode	-	4	6	
t _{v(MO)}	Data output hold time	Slave mode	20	-	-	
t _{h(SO)}	Data output hold time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results, not tested in production.

Figure 30. SPI timing diagram - slave mode and CPHA = 0 NSS input tsu(NSS) $t_{\text{c}(\text{SCK})}$ th(NSS) -CPHA=0 CPOL=0 tw(SCKH) CPHA=0 CPOL=1 tw(SCKL) tr(SCK) tr(SCK) th(SO) tdis(SO) ta(SO) MISO MSB OUT **BIT6 OUT** LSB OUT OUTPUT tsu(SI) MOSI MSB IN BIT1 IN LSB IN INPUT th(SI) ai14134c

577

The maximum SPI clock frequency in slave transmitter mode is determined by the sum of t_{v(SO)} and t_{su(MI)} which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t_{su(MI)} = 0 while Duty_(SCK) = 50%.


Package information STM32L011x3/4

Table 74. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data (continued)

Symbol		millimeters			inches ⁽¹⁾	
	Min.	Тур.	Max.	Min.	Тур.	Max.
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to four decimal digits.

Figure 49. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package footprint



1. Dimensions are expressed in millimeters.

STM32L011x3/4 Package information

TSSOP14 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.

Product identification Date code Revision code

Y WW R

MSv37879V1

Figure 52. Example of TSSOP14 marking (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
samples to run qualification activity.

7.8 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in ° C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_{\mathsf{I/O}} \; \mathsf{max} = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.