

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	28
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-UFQFPN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l011k4u6

STM32L011x3/4 Contents

		6.3.16	Temperature sensor characteristics	34
		6.3.17	Comparators8	35
		6.3.18	Timer characteristics	36
		6.3.19	Communications interfaces	37
7	Pack	cage info	ormation	3
	7.1	LQFP3	32 package information	13
	7.2	UFQFF	PN32 package information	16
	7.3	WLCSF	P25 package information	8
	7.4	UFQFF	PN28 4 x 4 mm package information	1
	7.5	UFQFF	PN20 package information	13
	7.6	TSSOF	P20 package information)6
	7.7	TSSOF	P14 package information	19
	7.8	Therma	al characteristics11	0
		7.8.1	Reference document	11
8	Part	number	ring11	2
9	Revi	sion his	story	3



List of figures STM32L011x3/4

List of figures

Figure 1.	STM32L011x3/4 block diagram	
Figure 2.	Clock tree	23
Figure 3.	STM32L011x3/4 LQFP32 pinout	33
Figure 4.	STM32L011x3/4 UFQFPN32 pinout	33
Figure 5.	STM32L011x3/4 WLCSP25 pinout	34
Figure 6.	STM32L011x3/4 UFQFPN28 pinout	34
Figure 7.	STM32L011x3/4 UFQFPN20 pinout	35
Figure 8.	STM32L011x3/4 TSSOP20 pinout	35
Figure 9.	STM32L011x3/4 TSSOP14 pinout	36
Figure 10.	Memory map	43
Figure 11.	Pin loading conditions	44
Figure 12.	Pin input voltage	44
Figure 13.	Power supply scheme	45
Figure 14.	Current consumption measurement scheme	45
Figure 15.	IDD vs VDD, at TA= 25 °C, Run mode, code running from	
	Flash memory, Range 2, 16 MHz HSE, 1WS	54
Figure 16.	IDD vs VDD, at TA= 25 °C, Run mode, code running from	
	Flash memory, Range 2, HSI16, 1WS	54
Figure 17.	IDD vs VDD, at TA= -40/25/55/ 85/105/125 °C, Low-power run mode,	
	code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	58
Figure 18.	IDD vs VDD, at TA= -40/25/55/ 85/105/125 °C, Stop mode with RTC enabled	
	and running on LSE Low drive	59
Figure 19.	IDD vs VDD, at TA= -40/25/55/85/105/125 °C, Stop mode with RTC disabled,	
	all clocks OFF	
Figure 20.	High-speed external clock source AC timing diagram	64
Figure 21.	Low-speed external clock source AC timing diagram	
Figure 22.	Typical application with a 32.768 kHz crystal	66
Figure 23.	HSI16 minimum and maximum value versus temperature	67
Figure 24.	VIH/VIL versus VDD (CMOS I/Os)	76
Figure 25.	VIH/VIL versus VDD (TTL I/Os)	76
Figure 26.	I/O AC characteristics definition	79
Figure 27.	Recommended NRST pin protection	80
Figure 28.	ADC accuracy characteristics	83
Figure 29.	Typical connection diagram using the ADC	84
Figure 30.	SPI timing diagram - slave mode and CPHA = 0	
Figure 31.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	92
Figure 32.	SPI timing diagram - master mode ⁽¹⁾	92
Figure 33.	LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline	93
Figure 34.	LQFP32 recommended footprint	
Figure 35.	Example of LQFP32 marking (package top view)	95
Figure 36.	UFQFPN32, 5 x 5 mm, 32-pin package outline	
Figure 37.	UFQFPN32 recommended footprint	97
Figure 38.	Example of UFQFPN32 marking (package top view)	
Figure 39.	WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale	
-	package outline	98
Figure 40.	WLCSP25 - 25-ball, 2.133 x 2.070 mm, 0.4 mm pitch wafer level chip scale	
=	package recommended footprint	99
Figure 41.	Example of WLCSP25 marking (package top view)	




Description STM32L011x3/4

2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to ARM® Cortex®-M4, including ARM® Cortex®-M3 and ARM® Cortex®-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 Ultra-low-power series are the best solution for applications such as gas/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power Run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.

STM32L011x3/4 Pin descriptions

Figure 9. STM32L011x3/4 TSSOP14 pinout



1. The above figure shows the package top view.

Table 12. Legend/abbreviations used in the pinout table

Nar	ne	Abbreviation	Definition		
Pin n	ame	1	ed in brackets below the pin name, the pin function during ne as the actual pin name		
		S	Supply pin		
Pin t	ype	I	Input only pin		
		I/O	Input / output pin		
		FT	5 V tolerant I/O		
		FTf 5 V tolerant I/O, FM+ capable			
I/O stru	ioturo	TTa 3.3 V tolerant I/O directly connected to the ADC			
1/0 5110	iciuie	TC Standard 3.3V I/O			
		В	Dedicated BOOT0 pin		
		RST	Bidirectional reset pin with embedded weak pull-up resistor		
Not	es	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.			
Pin functions	Alternate functions	Functions selected through	gh GPIOx_AFR registers		
1 III IUIICIIOIIS	Additional functions	Functions directly selected	ed/enabled through peripheral registers		

STM32L011x3/4 Pin descriptions

Table 13. Pin definitions (continued)

		Pin	num	ber			Table 13. Pin	a c iiii		, cont	Pin fur	nctions
TSSOP14	UFQFPN20	TSSOP20	UFQFPN28	LQFP32	UFQFPN32 ⁽¹⁾	WLCSP25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	8	11	11	11	11	D3	PA5	I/O	ТТа	-	SPI1_SCK, LPTIM1_IN2, TIM2_ETR, TIM2_CH1	COMP1_INM, COMP2_INM, ADC_IN5
-	9	12	12	12	12	E3	PA6	I/O	FT	1	SPI1_MISO, LPTIM1_ETR, LPUART1_CTS, EVENTOUT, COMP1_OUT	ADC_IN6
8	10	13	13	13	13	С3	PA7	I/O	FT	-	SPI1_MOSI, LPTIM1_OUT, USART2_CTS, TIM21_ETR, EVENTOUT, COMP2_OUT	COMP2_INP, ADC_IN7
-	-	-	14	14	14	E2	PB0	I/O	FT	-	EVENTOUT, SPI1_MISO, TIM2_CH2, USART2_RTS, TIM2_CH3	ADC_IN8, VREF_OUT
-	11	14	15	15	15	D2	PB1	I/O	FT	-	USART2_CK, SPI1_MOSI, LPTIM1_IN1, LPUART1_RTS, TIM2_CH4	ADC_IN9, VREF_OUT
-	-	ı	-	-	16	-	PB2	I/O	FT	1	LPTIM1_OUT	-
9	12	15	16	16	-	E1	VSS	S	ı	(5)	-	-
10	13	16	17	17	17	D1	VDD	S	ı	(6)	-	-
-	-	-	18	18	18	C1	PA8	I/O	FT	-	MCO, LPTIM1_IN1, EVENTOUT, USART2_CK, TIM2_CH1	-
11	14	17	19	19	19	B1	PA9	I/O	FTf	-	MCO, I2C1_SCL, LPTIM1_OUT, USART2_TX, TIM21_CH2, COMP1_OUT	-

Pin descriptions STM32L011x3/4

Table 13. Pin definitions (continued)

		Pin	num	ber			Table 13. Fill			`	Pin functions		
TSSOP14	UFQFPN20	TSSOP20	UFQFPN28	LQFP32	UFQFPN32 ⁽¹⁾	WLCSP25	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
12	15	18	20	20	20	C2	PA10	I/O	FTf	-	TIM21_CH1, I2C1_SDA, RTC_REFIN, USART2_RX, TIM2_CH3, COMP1_OUT	-	
-	-	-	-	21	21	-	PA11	I/O	FT	-	SPI1_MISO, LPTIM1_OUT, EVENTOUT, USART2_CTS, TIM21_CH2, COMP1_OUT	-	
-	-	1	-	22	22	-	PA12	I/O	FT	-	SPI1_MOSI, EVENTOUT, USART2_RTS, COMP2_OUT	-	
13	16	19	21	23	23	A1	PA13	I/O	FTf	-	SWDIO, LPTIM1_ETR, I2C1_SDA, SPI1_SCK, LPUART1_RX, COMP1_OUT	-	
14	17	20	22	24	24	A2	PA14	I/O	FT	-	SWCLK, LPTIM1_OUT, I2C1_SMBA, USART2_TX, SPI1_MISO, LPUART1_TX, COMP2_OUT	-	
-	-	-	23	25	25	-	PA15	I/O	FT	-	SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1	-	
-	-	-	24	26	26	B2	PB3	I/O	FT	-	SPI1_SCK, TIM2_CH2, EVENTOUT	COMP2_INM	
-	-	-	25	27	27	-	PB4	I/O	FT	-	SPI1_MISO, EVENTOUT	COMP2_INP	

Pin descriptions

Table 14. Alt	ernate function	ns (continued)
ΔF2	ΔF3	ΔFΛ

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Ports		SPI1/USART2/ TIM21/ EVENTOUT/ SYS_AF	SPI1/I2C1/ LPTIM	LPUART1/ LPTIM/TIM2/ EVENTOUT/ SYS_AF	I2C1/LPTIM/ EVENTOUT	I2C1/USART2/L PUART1/ EVENTOUT	SPI1/TIM2/21	LPUART1/EVE VENTOUT	COMP1/2
	PB0	EVENTOUT	SPI1_MISO	TIM2_CH2	-	USART2_RTS	TIM2_CH3	-	-
	PB1	USART2_CK	SPI1_MOSI	LPTIM1_IN1	-	LPUART1_RTS	TIM2_CH4	-	-
	PB2	-	-	LPTIM1_OUT	-	-	-	-	-
	PB3	SPI1_SCK	-	TIM2_CH2	-	EVENTOUT	-	-	-
Port B	PB4	SPI1_MISO	-	EVENTOUT	-	-	-	-	-
FOILD	PB5	SPI1_MOSI	-	LPTIM1_IN1	I2C1_SMBA	-	TIM21_CH1	-	-
	PB6	USART2_TX	I2C1_SCL	LPTIM1_ETR	-	-	TIM2_CH3	LPUART1_TX	-
	PB7	USART2_RX	I2C1_SDA	LPTIM1_IN2	-	-	TIM2_CH4	LPUART1_RX	-
	PB8	USART2_TX	-	EVENTOUT	-	I2C1_SCL	SPI1_NSS	-	-
	PB9	-	-	-	-	-	-	-	-
Dort C	PC14	-	-	-	-	-	-	-	-
Port C	PC15	-	-	-	-	-	-	-	-

6.1.6 Power supply scheme

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) Ю GP I/Os Kernel logic Logic (CPU, Digital & Memories) Regulator N × 100 nF $+ 1 \times 10 \mu F$ V_{DDA} V_{DDA} Analog: 100 nF ■ + 1 µF RC,PLL,COMP, ADC V_{SSA} MSv36135V1

Figure 13. Power supply scheme

- 1. On TSSOP14 package, $\rm V_{DDA}$ is internally connected to $\rm V_{DD}.$
- 2. V_{SSA} is internally connected to V_{SS} on all packages.

6.1.7 Current consumption measurement

IDD VDDA

N× 100 nF
+ 1 × 10 μF

NxVSS

MSv34711V1

Figure 14. Current consumption measurement scheme

Table 16. Current characteristics

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	105	
ΣI _{VSS} ⁽²⁾	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	105	
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FTf pins	16	
I _{IO}	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	
ΣI (3)	Total output current sunk by sum of all IOs and control pins ⁽⁴⁾	45	mA
$\Sigma I_{O(PIN)}^{(3)}$	Total output current sourced by sum of all IOs and control pins	-45	
71	Total output current sunk by sum of all IOs and control pins ⁽²⁾	90	
ΣΙ _{ΙΟ(PIN)}	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-90	
1	Injected current on FT, FFf, RST and B pins	-5/+0 ⁽⁵⁾	
I _{INJ(PIN)}	Injected current on TC pin	± 5 ⁽⁶⁾	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁷⁾	± 25	

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. These values apply only to STM32L011GxUx part number (UFQFPN28 package).
- This current consumption must be correctly distributed over all I/Os and control pins. In particular, it must be located the closest possible to the couple of supply and ground, and distributed on both sides.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 15* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 15: Voltage characteristics* for the maximum allowed input voltage values
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

Table 17. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

- 4. Guaranteed by design, not tested in production.
- 5. Shortest sampling time can be determined in the application by multiple iterations.
- 6. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 18: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on f_{HCLK} frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{APB}
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock is applied to CK_IN. It follows the characteristic specified in Table 35: High-speed external user clock characteristics
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6 \text{ V}$ is applied to all supply pins
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise

Table 22. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Co	nditions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			D 0.1/ 10.1/	1 MHz	140	180	
			Range 3, V _{CORE} =1.2 V VOS[1:0]=11	2 MHz	245	290	μΑ
			100[1.0]	4 MHz	460	540	
	f _{HSE} = f _{HCLK} up to		4 MHz	0.56	0.65		
	Out the	16 MHz included, f _{HSE} = f _{HCLK} /2 above	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10,	8 MHz	1.1	1.3	
		16 MHz (PLL ON) ⁽²⁾	16 MHz (PLL ON) ⁽²⁾		16 MHz	2.1	2.4
I _{DD}	Supply current in			8 MHz	1.3	1.6	IIIA
(Run from	Run mode, code		Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	16 MHz	2.6	3	
Flash)	executed			32 MHz	5.3	6.5	
	from Flash		Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	65 kHz	34.5	54	
		MSI clock		524 kHz	86	120	μΑ
				4.2 MHz	505	560	
		USI aloak	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10,	16 MHz	2.2	2.6	mΛ
	HSI clock		Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	5.4	5.9	mA

^{1.} Guaranteed by characterization results at 125 °C, not tested in production, unless otherwise specified.

Table 23. Current consumption in Run mode vs code type, code with data processing running from Flash

Symbol	Parameter		Conditions		f _{HCLK}	Тур	Unit	
Control				Dhrystone		460		
				CoreMark		440	Unit μA mA	
			Range 3, V _{CORE} =1.2 V,	Fibonacci	4 MHz	330		
	Cummbu			VOS[1:0]=11	while(1)	1 171112	1 1011 12	305
I _{DD} (Run	Supply current in Run mode,	f _{HSE} = f _{HCLK} up to 16 MHz included,		while(1), prefetch OFF		320		
from Flash)	code executed	$f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL ON) ⁽¹⁾		Dhrystone		5.4		
riasii)	from Flash	TO WITE (FLE ON)		CoreMark		4.9		
			Range 1, VOS[1:0]=01,	Fibonacci	32 MHz	5	mA	
			V _{CORE} =1.8 V	while(1)	0-	4.35		
				while(1), prefetch OFF		3.7		

^{1.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

IDD (mA)

2.5

1.5

1

0.5


1

0.5

Dhrystone 2.1, 1 WS, TA = 25 °C

Figure 15. I_{DD} vs V_{DD} , at T_A = 25 °C, Run mode, code running from Flash memory, Range 2, 16 MHz HSE, 1WS





MSv40355V2




Figure 17. I_{DD} vs V_{DD} , at T_A = -40/25/55/ 85/105/125 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS

Table 28. Current consumption in Low-power Sleep mode

Symbol	Parameter		Conditions					
		ower 1.65 V to 3.6 V	MSI clock, 65 kHz f _{HCLK} = 32 kHz Flash OFF	T _A = -40 °C to 25 °C	2.5 ⁽²⁾	1		
				T_A = -40 °C to 25 °C	13	19		
			MSI clock, 65 kHz	T _A = 85 °C	15.5	20	μΑ	
	Supply current in Low-power sleep mode		f _{HCLK} = 32 kHz Flash ON	T _A = 105 °C	17.5	22		
				T _A = 125 °C	21	29		
			MSI clock, 65 kHz f _{HCLK} = 65 kHz, Flash ON	T_A = -40 °C to 25 °C	13.5	19		
(LP Sleep)				T _A = 85 °C	16	20		
				T _A = 105 °C	18	22		
				T _A = 125 °C	21.5	29		
			MSI clock, 131 kHz f _{HCLK} = 131 kHz, Flash ON	T _A = -40 °C to 25 °C	15.5	21		
				T _A = 55 °C	17	22		
				T _A = 85 °C	18	23		
				T _A = 105 °C	19.5	24		
				T _A = 125 °C	23.5	31		

^{1.} Guaranteed by characterization results at 125 $^{\circ}$ C, not tested in production, unless otherwise specified.

^{2.} As the CPU is in Sleep mode, the difference between the current consumption with Flash memory ON and OFF (nearly 12 μA) is the same whatever the clock frequency.

Table 48. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +125 °C conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu A/+0 \mu A$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 49.

Table 49. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I _{INJ}	Injected current on all FT pins	-5 ⁽¹⁾	NA	mA
	Injected current on any other pin	-5 ⁽¹⁾	+5	

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.




Figure 26. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}, except when it is internally driven low (see *Table 53*).

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 18*.

Symbol	Parameter	ameter Conditions		Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	-	-	0.3V _{DD}	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	0.39V _{DD} + 0.59	-	-	
V (1)	NRST output low level voltage	$I_{OL} = 2 \text{ mA}$ 2.7 V < V_{DD} < 3.6 V	-	-	0.4	V
V _{OL(NRST)} ⁽¹⁾	TNRST output low level voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	-	-	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 53. NRST pin characteristics

^{1.} Guaranteed by design, not tested in production.

^{2. 200} mV minimum value

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

6.3.19 Communications interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I²C timing requirements are guaranteed by design when the I²C peripheral is properly configured (refer to the reference manual for details) and when the I2CCLK frequency is greater than the minimum given in Table 63. The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to Section 6.3.13: I/O port characteristics for the I2C I/Os characteristics).

All I²C SDA and SCL I/Os embed an analog filter (see *Table 62* for the analog filter characteristics).

Parameter Min Max Unit Maximum pulse width of spikes

 $50^{(2)}$

100⁽³⁾

ns

Table 62. I2C analog filter characteristics⁽¹⁾

filter

that are suppressed by the analog

1. Guaranteed by design, not tested in production.

Symbol

 t_{AF}

- 2. Spikes with widths below t_{AF(min)} are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

Table 63. I2C frequency in all I2C modes

Symbol	Parameter	Co	Min	Unit	
		Standard-mode		2	
f _{I2CCLK}		Fast-mode	8		
	I2C clock frequency	Fast-mode Plus	Analog filter ON, DNF = 0	18	MHz
		rasi-mode Plus	Analog filter OFF, DNF = 1	16	

STM32L011x3/4 Package information

7.2 UFQFPN32 package information

D1

A1

A2

SEATING
PLANE

PIN 1 Identifier

A0B8_ME_V2

Figure 36. UFQFPN32, 5 x 5 mm, 32-pin package outline

1. Drawing is not to scale.

Table 69. UFQFPN32, 5 x 5 mm, 32-pin package mechanical data

Symbol		millimeters		inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
А	0.500	0.550	0.600	0.0197	0.0217	0.0236	
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020	
A3	-	0.200	-	-	0.0079	-	
b	0.180	0.250	0.300	0.0071	0.0098	0.0118	
D	4.900	5.000	5.100	0.1929	0.1969	0.2008	
D2	3.200	3.450	3.700	0.1260	0.1358	0.1457	
Е	4.900	5.000	5.100	0.1929	0.1969	0.2008	
E2	3.200	3.450	3.700	0.1260	0.1358	0.1457	
е	-	0.500	-	-	0.0197	-	
L	0.300	0.400	0.500	0.0118	0.0157	0.0197	
ddd	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.


Package information STM32L011x3/4

Table 74. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data (continued)

Symbol		millimeters			inches ⁽¹⁾		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
k	0°	-	8°	0°	-	8°	
aaa	-	-	0.100	-	-	0.0039	

^{1.} Values in inches are converted from mm and rounded to four decimal digits.

Figure 49. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package footprint




1. Dimensions are expressed in millimeters.

Package information STM32L011x3/4

7.7 TSSOP14 package information

Figure 51.TSSOP14 – 14-lead thin shrink small outline, 5.0 x 4.4 mm, 0.65 mm pitch, package outline



1. Drawing is not to scale.

Table 75. TSSOP14 – 14-lead thin shrink small outline, 5.0 x 4.4 mm, 0.65 mm pitch, package mechanical data

Symbol	millimeters			Symbol millimeters				inches	
	Min	Тур	Max	Min	Тур	Max			
Α	-	-	1.200	-	-	0.0472			
A1	0.050	-	0.150	0.0020	-	0.0059			
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413			
b	0.190	-	0.300	0.0075	-	0.0118			
С	0.090	-	0.200	0.0035	-	0.0079			
CP	-	-	0.100	-	-	0.0039			
D	4.900	5.000	5.100	0.1929	0.1969	0.2008			
е	-	0.650	-	-	0.0256	-			
E	6.200	6.400	6.600	0.2441	0.2520	0.2598			
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772			
L	0.500	0.600	0.750	0.0197	0.0236	0.0295			
L1	-	1.000	-	-	0.0394	-			
а	0°	-	8°	0°	-	8°			

STM32L011x3/4 Package information

TSSOP14 device marking

The following figure gives an example of topside marking versus pin 1 position identifier location.

Product identification Date code Revision code

Y WW R

MSv37879V1

Figure 52. Example of TSSOP14 marking (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
samples to run qualification activity.

7.8 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.