



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, SD, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT
Number of I/O	100
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 42x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk60dn512zvlq10r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Communication interfaces
  - Ethernet controller with MII and RMII interface to external PHY and hardware IEEE 1588 capability
  - USB full-/low-speed On-the-Go controller with on-chip transceiver
  - Two Controller Area Network (CAN) modules
  - Three SPI modules
  - Two I2C modules
  - Six UART modules
  - Secure Digital host controller (SDHC)
  - I2S module

# 1 Ordering parts

# 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PK60 and MK60.

# 2 Part identification

# 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

# 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

# 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
K##	Kinetis family	• K60
A	Key attribute	<ul> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
М	Flash memory type	<ul> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>

Table continues on the next page ...

## 5.2.3 Voltage and current operating behaviors Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — high drive strength					
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OH</sub> = -9mA	V <sub>DD</sub> – 0.5	—	_	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -3\text{mA}$	V <sub>DD</sub> – 0.5	—	_	V	
	Output high voltage — low drive strength					
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OH</sub> = -2mA	V <sub>DD</sub> – 0.5	_	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -0.6mA	V <sub>DD</sub> – 0.5	—	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_		100	mA	
V <sub>OL</sub>	Output low voltage — high drive strength					2
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OL</sub> = 9mA	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 3mA	_	—	0.5	v	
	Output low voltage — low drive strength					
	• 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, I <sub>OL</sub> = 2mA	_	—	0.5	v	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 0.6mA	_	—	0.5	v	
I <sub>OLT</sub>	Output low current total for all ports	_		100	mA	
I <sub>INA</sub>	Input leakage current, analog pins and digital pins configured as analog inputs					3, 4
	• $V_{SS} \le V_{IN} \le V_{DD}$					
	<ul> <li>All pins except EXTAL32, XTAL32, EXTAL, XTAL</li> </ul>	_	0.002	0.5	μA	
	EXTAL (PTA18) and XTAL (PTA19)	—	0.004	1.5	μA	
	• EXTAL32, XTAL32	_	0.075	10	μA	
I <sub>IND</sub>	Input leakage current, digital pins					4, 5
	• $V_{SS} \leq V_{IN} \leq V_{IL}$					
	All digital pins	_	0.002	0.5	μA	
	• V <sub>IN</sub> = V <sub>DD</sub>					
	All digital pins except PTD7	_	0.002	0.5	μA	
	• PTD7	_	0.004	1	μA	
I <sub>IND</sub>	Input leakage current, digital pins					4, 5, 6
	• $V_{IL} < V_{IN} < V_{DD}$					
	• V <sub>DD</sub> = 3.6 V	-	18	26	μA	
	• V <sub>DD</sub> = 3.0 V	-	12	49	μA	
	• V <sub>DD</sub> = 2.5 V	-	8	13	μA	
	• V <sub>DD</sub> = 1.7 V	-	3	6	μA	

Table continues on the next page...

Symbol	Description	Min.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.			μs	1
	• $V_{DD}$ slew rate $\geq 5.7$ kV/s		300		
	<ul> <li>V<sub>DD</sub> slew rate &lt; 5.7 kV/s</li> </ul>	_	1.7 V / (V <sub>DD</sub> slew rate)		
	• VLLS1 → RUN	_	134	μs	
	• VLLS2 → RUN	_	96	μs	
	• VLLS3 → RUN	_	96	μs	
	• LLS → RUN	_	6.2	μs	
	VLPS → RUN	_	5.9	μs	
	• STOP → RUN	—	5.9	μs	

## Table 5. Power mode transition operating behaviors

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

# 5.2.5 Power consumption operating behaviors

 Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	—	—	See note	mA	1
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8V	—	45	70	mA	
	• @ 3.0V	—	47	72	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					3, 4
	• @ 1.8V	_	61	85	mA	
	• @ 3.0V		_			
	• @ 25°C	_	63	71	mA	
	• @ 125°C	_	72	87	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	35	_	mA	2
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	15	_	mA	5
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled		N/A		mA	6

Table continues on the next page...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers					10
	• @ 1.8V					
	• @ -40 to 25°C	_	0.71	0.81	μA	
	• @ 70°C	_	1.01	1.3	μA	
	• @ 105°C	_	2.82	4.3	uA	
	• @ 3.0V				r	
	• @ -40 to 25°C	_	0.84	0.94	μA	
	• @ 70°C	_	1.17	1.5	μA	
	• @ 105°C	_	3.16	4.6	μA	

Table 6. Power consumption operating behaviors (continued)

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
- 4. Max values are measured with CPU executing DSP instructions.
- 5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
- 6. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 2 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Data reflects devices with 128 KB of RAM. For devices with 64 KB of RAM, power consumption is reduced by 2 µA.
- 10. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL





Figure 2. Run mode supply current vs. core frequency

## 5.2.6 EMC radiated emissions operating behaviors

### Table 7. EMC radiated emissions operating behaviors as measured on 144LQFP and 144MAPBGA packages

Symbol	Description	Frequency band (MHz)	144LQFP	144MAPBGA	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	23	12	dBµV	1,2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	27	24	dBµV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	28	27	dBµV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	14	11	dBµV	
V <sub>RE_IEC</sub>	IEC level	0.15–1000	К	К	_	2, 3

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

# 5.4.1 Thermal operating requirements

 Table 11.
 Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

## 5.4.2 Thermal attributes

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
Single-layer (1s)	R <sub>0JA</sub>	Thermal resistance, junction to ambient (natural convection)	45	48	°C/W	1
Four-layer (2s2p)	R <sub>eJA</sub>	Thermal resistance, junction to ambient (natural convection)	36	29	°C/W	1
Single-layer (1s)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	36	38	°C/W	1
Four-layer (2s2p)	R <sub>ejma</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	30	25	°C/W	1
	R <sub>0JB</sub>	Thermal resistance, junction to board	24	16	°C/W	2
_	R <sub>θJC</sub>	Thermal resistance, junction to case	9	9	°C/W	3
_	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	2	2	°C/W	4

1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).

- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air).

# 6 Peripheral operating requirements and behaviors

## 6.1 Core modules

## 6.1.1 Debug trace timing specifications

### Table 12. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T <sub>cyc</sub>	Clock period	Frequency	MHz	
T <sub>wi</sub>	Low pulse width	2	—	ns
T <sub>wh</sub>	High pulse width	2		ns
T <sub>r</sub>	Clock and data rise time		3	ns
T <sub>f</sub>	Clock and data fall time	—	3	ns
Ts	Data setup	3	—	ns
T <sub>h</sub>	Data hold	2	—	ns



Figure 3. TRACE\_CLKOUT specifications











Figure 7. Test Access Port timing

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)		10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)		_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)		_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

Table 16. Oscillator DC electrical specifications (continued)

1.  $V_{DD}$ =3.3 V, Temperature =25 °C

2. See crystal or resonator manufacturer's recommendation

3. C<sub>x</sub>,C<sub>y</sub> can be provided by using either the integrated capacitors or by using external components.

4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.

5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.2.2 Oscillator frequency specifications Table 17. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32		40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3		8	MHz	

Table continues on the next page...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	—	—	50	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)		750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)		250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	—	1	—	ms	

 Table 17. Oscillator frequency specifications (continued)

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.

2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.

3. Proper PC board layout procedures must be followed to achieve specifications.

4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

## 6.3.3 32 kHz Oscillator Electrical Characteristics

This section describes the module electrical characteristics.

### 6.3.3.1 32 kHz oscillator DC electrical specifications Table 18. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>BAT</sub>	Supply voltage	1.71	—	3.6	V
R <sub>F</sub>	Internal feedback resistor	—	100	_	MΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	—	0.6	—	V

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.





Figure 11. FlexBus read timing diagram

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>rate</sub>	ADC conversion	16-bit mode					5
	Tale	No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037		461.467	Ksps	

Table 27. 16-bit ADC operating conditions (continued)

- 1. Typical values assume  $V_{DDA}$  = 3.0 V, Temp = 25 °C,  $f_{ADCK}$  = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.</li>
- 4. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.



Figure 13. ADC input impedance equivalency diagram

### 6.6.1.2 16-bit ADC electrical characteristics Table 28. 16-bit ADC characteristics (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SSA</sub>)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215		1.7	mA	3

Table continues on the next page ...

Peripheral operating requirements and behaviors



Typical ADC 16-bit Single-Ended ENOB vs ADC Clock 100Hz, 90% FS Sine Input

Figure 15. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

6.6.1.3	16-bit ADC with	n PGA operating conditions
	Table 29.	16-bit ADC with PGA operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71	—	3.6	V	
V <sub>REFPGA</sub>	PGA ref voltage		VREF_OU T	VREF_OU T	VREF_OU T	V	2, 3
V <sub>ADIN</sub>	Input voltage		V <sub>SSA</sub>	—	V <sub>DDA</sub>	V	
V <sub>CM</sub>	Input Common Mode range		V <sub>SSA</sub>	—	V <sub>DDA</sub>	V	
R <sub>PGAD</sub>	Differential input	Gain = 1, 2, 4, 8	—	128	—	kΩ	IN+ to IN- <sup>4</sup>
	impedance	Gain = 16, 32	_	64	—		
		Gain = 64	_	32	—		
R <sub>AS</sub>	Analog source resistance		_	100	_	Ω	5
T <sub>S</sub>	ADC sampling time		1.25	_		μs	6

Table continues on the next page...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal $V_{\text{DDA}}$ and temperature=25C	1.1915	1.195	1.1977	V	
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	—	1.2376	V	
V <sub>step</sub>	Voltage reference trim step	—	0.5	—	mV	
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	
I <sub>bg</sub>	Bandgap only current	—	_	80	μA	1
I <sub>lp</sub>	Low-power buffer current	—	_	360	uA	1
I <sub>hp</sub>	High-power buffer current	—	—	1	mA	1
$\Delta V_{LOAD}$	Load regulation				mV	1, 2
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA	_	5	_		
T <sub>stup</sub>	Buffer startup time	—	—	100	μs	
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2		mV	1

Table 35. VREF full-range operating behaviors

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

### Table 36. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

### Table 37. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

# 6.7 Timers

See General switching specifications.

# 6.8 Communication interfaces

## 6.8.1 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

## 6.8.1.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5	—	ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5	—	ns
—	TXCLK frequency		25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	—	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	_	25	ns

 Table 38. MII signal switching specifications



### Figure 20. MII transmit signal timing diagram

# 6.9 Human-machine interfaces (HMI)

## 6.9.1 TSI electrical specifications

### Table 52. TSI electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DDTSI</sub>	Operating voltage	1.71	_	3.6	V	
C <sub>ELE</sub>	Target electrode capacitance range	1	20	500	pF	1
f <sub>REFmax</sub>	Reference oscillator frequency	_	5.5	12.7	MHz	2
f <sub>ELEmax</sub>	Electrode oscillator frequency	_	0.5	4.0	MHz	3
C <sub>REF</sub>	Internal reference capacitor	0.5	1	1.2	pF	
V <sub>DELTA</sub>	Oscillator delta voltage	100	600	760	mV	4
I <sub>REF</sub>	I <sub>REF</sub> Reference oscillator current source base current • 1uA setting (REFCHRG=0)		1.133	1.5	μΑ	3,5
	32uA setting (REFCHRG=31)	_	36	50		
I <sub>ELE</sub>	Electrode oscillator current source base current • 1uA setting (EXTCHRG=0)		1.133	1.5	μΑ	3,6
	32uA setting (EXTCHRG=31)	_	36	50		
Pres5	Electrode capacitance measurement precision	_	8.3333	38400	fF/count	7
Pres20	Electrode capacitance measurement precision	_	8.3333	38400	fF/count	8
Pres100	Electrode capacitance measurement precision	_	8.3333	38400	fF/count	9
MaxSens	Maximum sensitivity	0.003	12.5	—	fF/count	10
Res	Resolution	_	_	16	bits	
T <sub>Con20</sub>	Response time @ 20 pF	8	15	25	μs	11
I <sub>TSI_RUN</sub>	Current added in run mode	—	55	—	μA	
I <sub>TSI_LP</sub>	Low power mode current adder		1.3	2.5	μΑ	12

1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.

- 2. CAPTRM=7, DELVOL=7, and fixed external capacitance of 20 pF.
- 3. CAPTRM=0, DELVOL=2, and fixed external capacitance of 20 pF.
- 4. CAPTRM=0, EXTCHRG=9, and fixed external capacitance of 20 pF.
- 5. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 6. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- 7. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 8. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 10. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes, it is equal to (C<sub>ref</sub> \* I<sub>ext</sub>)/(I<sub>ref</sub> \* PS \* NSCN). Sensitivity depends on the configuration used. The typical value listed is based on the following configuration: lext = 5 μA, EXTCHRG = 4, PS = 128, NSCN = 2, I<sub>ref</sub> = 16 μA, REFCHRG = 15, C<sub>ref</sub> = 1.0 pF. The minimum sensitivity describes the smallest possible capacitance that can be measured by a single count (this is the best sensitivity but is described as a minimum because it's the smallest number). The minimum sensitivity parameter is based on the following configuration: I<sub>ext</sub> = 1 μA, EXTCHRG = 0, PS = 128, NSCN = 32, I<sub>ref</sub> = 32 μA, REFCHRG = 31, C<sub>ref</sub> = 0.5 pF
- 11. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, DELVOL = 2, EXTCHRG = 15.
- 12. CAPTRM=7, DELVOL=2, REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

#### Pinout

144	144	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
LQFP	MAP Bga											
87	F12	PTB6	ADC1_SE12	ADC1_SE12	PTB6				FB_AD23			
88	F11	PTB7	ADC1_SE13	ADC1_SE13	PTB7				FB_AD22			
89	F10	PTB8			PTB8		UART3_RTS_ b		FB_AD21			
90	F9	PTB9			PTB9	SPI1_PCS1	UART3_CTS_ b		FB_AD20			
91	E12	PTB10	ADC1_SE14	ADC1_SE14	PTB10	SPI1_PCS0	UART3_RX		FB_AD19	FTM0_FLT1		
92	E11	PTB11	ADC1_SE15	ADC1_SE15	PTB11	SPI1_SCK	UART3_TX		FB_AD18	FTM0_FLT2		
93	H7	VSS	VSS	VSS								
94	F5	VDD	VDD	VDD								
95	E10	PTB16	TSI0_CH9	TSI0_CH9	PTB16	SPI1_SOUT	UART0_RX		FB_AD17	EWM_IN		
96	E9	PTB17	TSI0_CH10	TSIO_CH10	PTB17	SPI1_SIN	UART0_TX		FB_AD16	EWM_OUT_b		
97	D12	PTB18	TSI0_CH11	TSI0_CH11	PTB18	CAN0_TX	FTM2_CH0	I2S0_TX_ BCLK	FB_AD15	FTM2_QD_ PHA		
98	D11	PTB19	TSI0_CH12	TSI0_CH12	PTB19	CAN0_RX	FTM2_CH1	I2S0_TX_FS	FB_OE_b	FTM2_QD_ PHB		
99	D10	PTB20			PTB20	SPI2_PCS0			FB_AD31	CMP0_OUT		
100	D9	PTB21			PTB21	SPI2_SCK			FB_AD30	CMP1_OUT		
101	C12	PTB22			PTB22	SPI2_SOUT			FB_AD29	CMP2_OUT		
102	C11	PTB23			PTB23	SPI2_SIN	SPI0_PCS5		FB_AD28			
103	B12	PTC0	ADC0_SE14/ TSI0_CH13	ADC0_SE14/ TSI0_CH13	PTC0	SPI0_PCS4	PDB0_EXTRG	I2S0_TXD	FB_AD14			
104	B11	PTC1/ LLWU_P6	ADC0_SE15/ TSI0_CH14	ADC0_SE15/ TSI0_CH14	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_ b	FTM0_CH0	FB_AD13			
105	A12	PTC2	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	ADC0_SE4b/ CMP1_IN0/ TSI0_CH15	PTC2	SPI0_PCS2	UART1_CTS_ b	FTM0_CH1	FB_AD12			
106	A11	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	FB_CLKOUT			
107	H8	VSS	VSS	VSS								
108	_	VDD	VDD	VDD								
109	A9	PTC4/ LLWU_P8			PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3	FB_AD11	CMP1_OUT		
110	D8	PTC5/ LLWU_P9			PTC5/ LLWU_P9	SPI0_SCK		LPT0_ALT2	FB_AD10	CMP0_OUT		
111	C8	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_EXTRG		FB_AD9			
112	B8	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN			FB_AD8			
113	A8	PTC8	ADC1_SE4b/ CMP0_IN2	ADC1_SE4b/ CMP0_IN2	PTC8		I2S0_MCLK	I2S0_CLKIN	FB_AD7			
114	D7	PTC9	ADC1_SE5b/ CMP0_IN3	ADC1_SE5b/ CMP0_IN3	PTC9			I2S0_RX_ BCLK	FB_AD6	FTM2_FLT0		
115	C7	PTC10	ADC1_SE6b/ CMP0_IN4	ADC1_SE6b/ CMP0_IN4	PTC10	12C1_SCL		I2S0_RX_FS	FB_AD5			

Pinout



Figure 30. K60 144 LQFP Pinout Diagram

Rev. No.	Date	Substantial Changes
2	3/2011	Many updates throughout
3	3/2011	Added sections that were inadvertently removed in previous revision
4	3/2011	Reworded IIC footnote in "Voltage and Current Operating Requirements" table.
		Added paragraph to "Peripheral operating requirements and behaviors" section.
		Added "JTAG full voltage range electricals" table to the "JTAG electricals" section.
5	6/2011	<ul> <li>Changed supported part numbers per new part number scheme</li> <li>Changed <i>DC injection current</i> specs in "Voltage and current operating requirements" table</li> <li>Changed <i>Input leakage current</i> and <i>internal pullup/pulldown resistor</i> specs in "Voltage and current operating behaviors" table</li> <li>Split <i>Low power stop mode current</i> specs by temperature range in "Power consumption operating behaviors" table</li> <li>Changed typical <i>I<sub>DD VBAT</sub></i> spec in "Power consumption operating behaviors" table</li> <li>Added ENET and LPTMR clock specs to "Device clock specifications" table</li> <li>Added ENET and LPTMR clock specs to "Device clock specifications" table</li> <li>Changed <i>Minimum external reset pulse width</i> in "General switching specifications" table</li> <li>Changed <i>ILD operating current</i> in "MCG specifications" table</li> <li>Changed <i>Supply current</i> in "Oscillator DC electrical specifications" table</li> <li>Changed <i>Supply current</i> in "Oscillator frequency specifications" table</li> <li>Changed title of "FlexBus switching specifications" table</li> <li>Changed <i>ADC asynchronous clock source</i> specs in "16-bit ADC characteristics" table</li> <li>Changed <i>ADC asynchronous clock source</i> specs in "16-bit ADC with PGA characteristics" table</li> <li>Changed <i>Input D Current</i> to "16-bit ADC with PGA characteristics" table</li> <li>Changed <i>Input offset voltage</i> and <i>ENOB</i> notes field in "16-bit ADC with PGA characteristics" table</li> <li>Changed <i>Analog comparator initialization delay</i> in "Comparator and 6-bit DAC electrical specifications" table</li> <li>Changed <i>OSPI_SCK to DSPI_SOUT valid</i> specs in "USB VREG electrical specifications" table</li> <li>Changed <i>DSPI_SCK to DSPI_SOUT valid</i> spec in "SIAV Reg electrical specifications" table</li> <li>Changed <i>BSPI_SCK to DSPI_SOUT valid</i> spec in "SIAV Reg electrical specifications" table</li> <li>Changed <i>BSPI_SCK to DSPI_SOUT valid</i> spec in "SIAV Reg electrical specifications" table</li> </ul>

## Table 53. Revision History (continued)

Table continues on the next page...