

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, I ² S, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	66KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f5011-20e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-843-6

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.

dsPIC30F5011/5013



CORE REGISTER MAP⁽¹⁾ (CONTINUED) **TABLE 3-3**:

SFR Name	Address (Home)	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
CORCON	0044	Ι	I		SU	EDT	DL2	DL1	DLO	SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	≞	0000 0000 0010 0000
MODCON	0046	XMODEN	YMODEN				BWM	<3:0>			YWY	1<3:0>			XWM	<3:0>		0000 0000 0000 0000
XMODSRT	0048							×	S<15:1>								0	0nnn nnnn nnnn nnnn
XMODEND	004A							×	E<15:1>								1	1 uuu uuuu uuuu
YMODSRT	004C							¥	S<15:1>								0	0nnn nnnn nnnn nnnn
YMODEND	004E							×	E<15:1>								1	luuu uuuu uuuu uuu1
XBREV	0050	BREN								XB<14:0>								nnnn nnnn nnnn nnnn
DISICNT	0052	Ι	Ι							DISIC	NT<13:0>							0000 0000 0000 0000
BSRAM	0750	Ι	Ι						I		I			Ι	IW_BSR	IR_BSR	RL_BSR	0000 0000 0000 0000
SSRAM	0752	Ι	Ι						I					Ι	IW_SSR	IR_SSR	RL_SSR	0000 0000 0000 0000
Legend:	u = uninitis	alized bit; —	= unimpleme	ented, rea	'0, as be " (م		-			-								

descriptions of register bit fields. Note

(DS70046) tor nuaľ Mar Family Reference 1C30F dsh to the Reter <u>...</u>

5.1.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (register offset) field is shared between both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

5.1.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2 source operand prefetch registers must be a member of the set {W8, W9, W10, W11}. For data reads, W8 and W9 will always be directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note: Register indirect with register offset addressing is only available for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

5.1.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

5.2 Modulo Addressing

Modulo addressing is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for modulo addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction, as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers) based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a Bidirectional mode (i.e., address boundary checks are performed on both the lower and upper address boundaries).

7.0 DATA EEPROM MEMORY

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

The Data EEPROM Memory is readable and writable during normal operation over the entire VDD range. The data EEPROM memory is directly mapped in the program memory address space.

The four SFRs used to read and write the program Flash memory are used to access data EEPROM memory as well. As described in **Section 6.5 "Control Registers"**, these registers are:

- NVMCON
- NVMADR
- NVMADRU
- NVMKEY

The EEPROM data memory allows read and write of single words and 16-word blocks. When interfacing to data memory, NVMADR in conjunction with the NVMADRU register are used to address the EEPROM location being accessed. TBLRDL and TBLWTL instructions are used to read and write data EEPROM. The dsPIC30F devices have up to 8 Kbytes (4K words) of data EEPROM with an address range from 0x7FF000 to 0x7FFFE.

A word write operation should be preceded by an erase of the corresponding memory location(s). The write typically requires 2 ms to complete but the write time will vary with voltage and temperature. A program or erase operation on the data EEPROM does not stop the instruction flow. The user is responsible for waiting for the appropriate duration of time before initiating another data EEPROM write/erase operation. Attempting to read the data EEPROM while a programming or erase operation is in progress results in unspecified data.

Control bit WR initiates write operations similar to program Flash writes. This bit cannot be cleared, only set, in software. They are cleared in hardware at the completion of the write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a $\overline{\text{MCLR}}$ Reset or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The address register NVMADR remains unchanged.

Note: Interrupt flag bit NVMIF in the IFS0 register is set when write is complete. It must be cleared in software.

7.1 Reading the Data EEPROM

A TBLRD instruction reads a word at the current program word address. This example uses W0 as a pointer to data EEPROM. The result is placed in register W4 as shown in Example 7-1.

EXAMPLE 7-1: DATA EEPROM READ

MOV	#LOW_ADDR_WORD,W0	;	Init	Point	er
MOV	#HIGH_ADDR_WORD,W1				
MOV	W1,TBLPAG				
TBLRDL	[WO], W4	;	read	data	EEPROM

dsPIC30F5011/5013

NOTES:

dsPIC30F5011/5013

FIGURE 11-2: 16-BIT TIMER4 BLOCK DIAGRAM







12.1.2 CAPTURE BUFFER OPERATION

Each capture channel has an associated FIFO buffer which is four 16-bit words deep. There are two status flags which provide status on the FIFO buffer:

- ICBFNE Input Capture Buffer Not Empty
- ICOV Input Capture Overflow

The ICBFNE will be set on the first input capture event and remain set until all capture events have been read from the FIFO. As each word is read from the FIFO, the remaining words are advanced by one position within the buffer.

In the event that the FIFO is full with four capture events and a fifth capture event occurs prior to a read of the FIFO, an overflow condition will occur and the ICOV bit will be set to a logic '1'. The fifth capture event is lost and is not stored in the FIFO. No additional events will be captured until all four events have been read from the buffer.

If a FIFO read is performed after the last read and no new capture event has been received, the read will yield indeterminate results.

12.1.3 TIMER2 AND TIMER3 SELECTION MODE

The input capture module consists of up to 8 input capture channels. Each channel can select between one of two timers for the time base, Timer2 or Timer3.

Selection of the timer resource is accomplished through SFR bit, ICTMR (ICxCON<7>). Timer3 is the default timer resource available for the input capture module.

12.1.4 HALL SENSOR MODE

When the input capture module is set for capture on every edge, rising and falling, ICM<2:0> = 001, the following operations are performed by the input capture logic:

- The input capture interrupt flag is set on every edge, rising and falling.
- The interrupt on Capture mode setting bits, ICI<1:0>, is ignored since every capture generates an interrupt.
- A capture overflow condition is not generated in this mode.

12.2 Input Capture Operation During Sleep and Idle Modes

An input capture event will generate a device wake-up or interrupt, if enabled, if the device is in CPU Idle or Sleep mode.

Independent of the timer being enabled, the input capture module will wake-up from the CPU Sleep or Idle mode when a capture event occurs if ICM<2:0> = 111and the interrupt enable bit is asserted. The same wakeup can generate an interrupt if the conditions for processing the interrupt have been satisfied. The wake-up feature is useful as a method of adding extra external pin interrupts.

12.2.1 INPUT CAPTURE IN CPU SLEEP MODE

CPU Sleep mode allows input capture module operation with reduced functionality. In the CPU Sleep mode, the ICI<1:0> bits are not applicable and the input capture module can only function as an external interrupt source.

The capture module must be configured for interrupt only on rising edge (ICM<2:0> = 111) in order for the input capture module to be used while the device is in Sleep mode. The prescale settings of 4:1 or 16:1 are not applicable in this mode.

12.2.2 INPUT CAPTURE IN CPU IDLE MODE

CPU Idle mode allows input capture module operation with full functionality. In the CPU Idle mode, the Interrupt mode selected by the ICI<1:0> bits is applicable, as well as the 4:1 and 16:1 capture prescale settings which are defined by control bits ICM<2:0>. This mode requires the selected timer to be enabled. Moreover, the ICSIDL bit must be asserted to a logic '0'.

If the input capture module is defined as ICM<2:0> = 111 in CPU Idle mode, the input capture pin will serve only as an external interrupt pin.

12.3 Input Capture Interrupts

The input capture channels have the ability to generate an interrupt based upon the selected number of capture events. The selection number is set by control bits ICI<1:0> (ICxCON<6:5>).

Each channel provides an interrupt flag (ICxIF) bit. The respective capture channel interrupt flag is located in the corresponding IFSx Status register.

Enabling an interrupt is accomplished via the respective capture channel interrupt enable (ICxIE) bit. The capture interrupt enable bit is located in the corresponding IEC Control register.

dsPIC30F5011/5013

NOTES:

I²C REGISTER MAP⁽¹⁾ **TABLE 15-2**:

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State	
12CRCV	0200	Ι	Ι	Ι		1		1					Receive R	egister				0000 0000 0000 0000	
I2CTRN	0202	Ι		I	Ι	I		I	I				Transmit R	egister				0000 0000 1111 1111	
12CBRG	0204	Ι		I	Ι	I						Baud R	ate Genera	ator				0000 0000 0000 0000	
I2CCON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0001 0000 0000 0000	
I2CSTAT	0208	ACKSTAT	TRSTAT	Ι	Ι	Ι	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	٩	s	R_W	RBF	TBF	0000 0000 0000 0000	
12CADD	020A	Ι	Ι	Ι	Ι	Ι					,	Address R	egister					0000 0000 0000 0000	
- 00000	I	implementee	, 00 0002	,0															

 — = unimplemented, read as '0'
 Refer to "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.
 Legend: Note 1:

TABLE 17	;; ;	CAN1	REGIST	ER MA	P ⁽¹⁾ (CO	NTINUE	â				F	F	ŀ			-			Г
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bi	t O	Reset State	T
C1TX1B2	0358			Tra	Insmit Buffe	r 1 Byte 3						Trans	mit Buffer	- 1 Byte 2			nn	ומט מטמט ממט משווים	Þ
C1TX1B3	035A			Tra	Insmit Buffer	r 1 Byte 5						Trans	mit Buffer	- 1 Byte 4			nn	וממ ממממ מממח	IJ
C1TX1B4	035C			Tra	Insmit Buffer	r 1 Byte 7						Trans	mit Buffer	- 1 Byte 6			nn	ומת מממת מממח	Þ
C1TX1CON	035E			Ι	Ι	Ι				I	TXABT	TXLARB	TXERR	TXREQ		TXPRI<1:	00 <0		0
C1TX0SID	0360	Tran	smit Buffer	0 Standard	ldentifier <1	10:6>	Ι	I	1	Tran	ısmit Buff∈	er 0 Stand	lard Identi	fier <5:0>		SRR TX	IDE uu	1000 nnnn 000n nni	э
C1TX0EID	0362	Transmit B	uffer 0 Exte	snded Identi	ifier<17:14>	Ι	1	I	I		Transı	mit Buffer	0 Extend	ed Identifie	∋r <13:6>		nn	1000 nnnn 0000 nn1	J
C1TX0DLC	0364		Transmit B	uffer 0 Exte	inded Identif	fier <5:0>		TXRTR	TXRB1	TXRB0		DLC<	<3:0>		Ι		- nn	100n nnnn nnnn nn1	0
C1TX0B1	0366			Tra	Insmit Buffer	r 0 Byte 1			<u> </u>			Trans	mit Buffer	- 0 Byte 0			nn	innn nnnn nnnn nni	J
C1TX0B2	0368			Tra	Insmit Buffer	r 0 Byte 3			<u> </u>			Trans	mit Buffer	- 0 Byte 2			nn	ומת מממת מממח	þ
C1TX0B3	036A			Tra	Insmit Buffer	r 0 Byte 5						Trans	mit Buffer	- 0 Byte 4			nn	ומח ממחמ ממחח	g
C1TX0B4	036C			Tra	insmit Buffer	r 0 Byte 7			<u> </u>			Trans	mit Buffer	- 0 Byte 6			nn	וממ מממח מממח	J
C1TX0CON	036E	I	1	I	Ι	I	I	I	1	I	TXABT	TXLARB	TXERR	TXREQ		TXPRI<1:	00 00	000 0000 0000 000	0
C1RX1SID	0370	I	I	Ι				Receive	Buffer 1 5	Standard Ider	ntifier <10:	<0:				SRR RX	IDE 00	nnn nnnn nnnn n0	д
C1RX1EID	0372	1	1	1	Ι				Rec	ceive Buffer 1	1 Extende	d Identifie	r <17:6>				00	nnn nnnn nnnn 000	a
C1RX1DLC	0374		Receive B	uffer 1 Exte	nded Identifi	ier <5:0>		RXRTR	RXRB1	I	I	I	RXRB0		DLC<3.	< <u>.</u>	nn	ומח ממסט ממחו	a
C1RX1B1	0376			Re	ceive Buffer	- 1 Byte 1						Rece	ive Buffer	1 Byte 0			nn	ומח ממחח ממחו	д
C1RX1B2	0378			Re	ceive Buffer	- 1 Byte 3						Rece	ive Buffer	1 Byte 2			nn	ומח ממחח ממחו	J
C1RX1B3	037A			Re	ceive Buffer	- 1 Byte 5						Rece	ive Buffer	1 Byte 4			nn	וממ מממח מממח	э
C1RX1B4	037C			Re	ceive Buffer	- 1 Byte 7						Rece	ive Buffer	1 Byte 6			nn	וממ ממממ מממח	Þ
C1RX1CON	037E	I			I		Ι			RXFUL				RXR- TRRO	FIL	HIT<2:0>	00	000 0000 0000 000	0
C1RX0SID	0380		Ι	Ι				Receive	Buffer 0 5	Standard Ider	ntifier <10:	<0:				SRR RX	IDE 00	00 מממח מממח	Þ
C1RX0EID	0382	Ι		Ι	Ι				Rec	ceive Buffer () Extende	d Identifie	ir <17:6>				00	100 nnnn nnnn	Þ
C1RX0DLC	0384		Receive B	uffer 0 Exte	nded Identif	fier <5:0>		RXRTR	RXRB1				RXRB0		DLC<3.	<0:	nn	ומט ממט ממט ממטו	Þ
C1RX0B1	0386			Re	ceive Buffer	- 0 Byte 1						Rece	ive Buffer	0 Byte 0			nn	ומט ממטמ מממח	р
C1RX0B2	0388			Re	ceive Buffer	r 0 Byte 3						Rece	ive Buffer	· 0 Byte 2			nn	ומט מטמט מטעו	IJ
C1RX0B3	038A			Re	ceive Buffer	r 0 Byte 5						Rece	ive Buffer	0 Byte 4			nn	ומט מטמט ממטו	Þ
C1RX0B4	038C			Re	ceive Buffer	- 0 Byte 7						Rece	ive Buffer	0 Byte 6			nn	וממ ממממ מממח	IJ
C1RX0CON	038E	I		Ι	Ι	I	Ι			RXFUL				RXR- TRRO	DBEN	JTOFF FIL	НІТО 00	000 0000 0000 000	0
C1CTRL	0390	CANCAP	I	CSIDLE	ABAT	CANCKS	ч	EQOP<2:0:	٨	OPM	ODE<2:0:	٨	I	ICC)DE<2:0>	1	- 00	000 0100 1000 000	0
C1CFG1	0392	I	I	I	Ι	I	Ι			SJW<1:	~0			BRP<5	< <u>0</u> :		00	000 0000 0000 000	0
C1CFG2	0394		WAKFIL	I	Ι	I	S	EG2PH<2:0	4	SEG2PHTS	SAM	SE	G1PH<2:	6	PR	SEG<2:0>	0 n	100 0nnn nnnn 001	IJ
C1INTF	0396	RX00VR	RX10VR	TXBO	TXEP	RXEP	TXWAR	RXWAR E	EWARN	IVRIF	WAKIF	ERRIF	TX2IF	TX1IF	TX0IF	RX1IF RX	OIF 00	000 0000 0000 000	0
C1INTE	0398	I		I	Ι	Ι	Ι			IVRIE	WAKIE	ERRIE	TX2IE	TX1IE	TX0IE	RX1E RX	OIE 00	000 0000 0000 000	0
C1EC	039A			Trans	mit Error Co	unt Registe	L.					Receive	Error Cot	unt Registe	er		00	000 0000 0000 000	0
Legend: Note 1: F	u = unin Refer to	itialized bit the " <i>dsPIC</i>	; — = unim 30F Family	plemented, <i>Reference</i>	read as ' ₀ ' <i>Manual</i> " (D;	S70046) for	descripti	ons of regis	ster bit fiel	.sbl									

MAD⁽¹⁾ (CONTINITED) ۵ С Ц Ц ÷ 7

 $\ensuremath{\textcircled{}^{\odot}}$ 2011 Microchip Technology Inc.

dsPIC30F5011/5013

DS70116J-page 115

18.3.8 SAMPLE CLOCK EDGE CONTROL BIT

The sample clock edge (CSCKE) control bit determines the sampling edge for the CSCK signal. If the CSCK bit is cleared (default), data will be sampled on the falling edge of the CSCK signal. The AC-Link protocols and most Multi-Channel formats require that data be sampled on the falling edge of the CSCK signal. If the CSCK bit is set, data will be sampled on the rising edge of CSCK. The I²S protocol requires that data be sampled on the rising edge of the CSCK signal.

18.3.9 DATA JUSTIFICATION CONTROL BIT

In most applications, the data transfer begins one CSCK cycle after the COFS signal is sampled active. This is the default configuration of the DCI module. An alternate data alignment can be selected by setting the DJST control bit in the DCICON1 SFR. When DJST = 1, data transfers will begin during the same CSCK cycle when the COFS signal is sampled active.

18.3.10 TRANSMIT SLOT ENABLE BITS

The TSCON SFR has control bits that are used to enable up to 16 time slots for transmission. These control bits are the TSE<15:0> bits. The size of each time slot is determined by the WS<3:0> word size selection bits and can vary up to 16 bits.

If a transmit time slot is enabled via one of the TSE bits (TSEx = 1), the contents of the current transmit shadow buffer location will be loaded into the CSDO Shift register and the DCI buffer control unit is incremented to point to the next location.

During an unused transmit time slot, the CSDO pin will drive '0's or will be tri-stated during all disabled time slots depending on the state of the CSDOM bit in the DCICON1 SFR.

The data frame size in bits is determined by the chosen data word size and the number of data word elements in the frame. If the chosen frame size has less than 16 elements, the additional slot enable bits will have no effect.

Each transmit data word is written to the 16-bit transmit buffer as left justified data. If the selected word size is less than 16 bits, then the LSbs of the transmit buffer memory will have no effect on the transmitted data. The user should write '0's to the unused LSbs of each transmit buffer location.

18.3.11 RECEIVE SLOT ENABLE BITS

The RSCON SFR contains control bits that are used to enable up to 16 time slots for reception. These control bits are the RSE<15:0> bits. The size of each receive time slot is determined by the WS<3:0> word size selection bits and can vary from 1 to 16 bits.

If a receive time slot is enabled via one of the RSE bits (RSEx = 1), the shift register contents will be written to the current DCI receive shadow buffer location and the buffer control unit will be incremented to point to the next buffer location.

Data is not packed in the receive memory buffer locations if the selected word size is less than 16 bits. Each received slot data word is stored in a separate 16-bit buffer location. Data is always stored in a left justified format in the receive memory buffer.

18.3.12 SLOT ENABLE BITS OPERATION WITH FRAME SYNC

The TSE and RSE control bits operate in concert with the DCI frame sync generator. In the Master mode, a COFS signal is generated whenever the frame sync generator is reset. In the Slave mode, the frame sync generator is reset whenever a COFS pulse is received.

The TSE and RSE control bits allow up to 16 consecutive time slots to be enabled for transmit or receive. After the last enabled time slot has been transmitted/ received, the DCI will stop buffering data until the next occurring COFS pulse.

18.3.13 SYNCHRONOUS DATA TRANSFERS

The DCI buffer control unit will be incremented by one word location whenever a given time slot has been enabled for transmission or reception. In most cases, data input and output transfers will be synchronized, which means that a data sample is received for a given channel at the same time a data sample is transmitted. Therefore, the transmit and receive buffers will be filled with equal amounts of data when a DCI interrupt is generated.

In some cases, the amount of data transmitted and received during a data frame may not be equal. As an example, assume a two-word data frame is used. Furthermore, assume that data is only received during slot #0 but is transmitted during slot #0 and slot #1. In this case, the buffer control unit counter would be incremented twice during a data frame but only one receive register location would be filled with data.

18.3.18 SLOT STATUS BITS

The SLOT<3:0> status bits in the DCISTAT SFR indicate the current active time slot. These bits will correspond to the value of the frame sync generator counter. The user may poll these status bits in software when a DCI interrupt occurs to determine what time slot data was last received and which time slot data should be loaded into the TXBUF registers.

18.3.19 CSDO MODE BIT

The CSDOM control bit controls the behavior of the CSDO pin during unused transmit slots. A given transmit time slot is unused if it's corresponding TSEx bit in the TSCON SFR is cleared.

If the CSDOM bit is cleared (default), the CSDO pin will be low during unused time slot periods. This mode will be used when there are only two devices attached to the serial bus.

If the CSDOM bit is set, the CSDO pin will be tri-stated during unused time slot periods. This mode allows multiple devices to share the same CSDO line in a multichannel application. Each device on the CSDO line is configured so that it will only transmit data during specific time slots. No two devices will transmit data during the same time slot.

18.3.20 DIGITAL LOOPBACK MODE

Digital Loopback mode is enabled by setting the DLOOP control bit in the DCICON1 SFR. When the DLOOP bit is set, the module internally connects the CSDO signal to CSDI. The actual data input on the CSDI I/O pin will be ignored in Digital Loopback mode.

18.3.21 UNDERFLOW MODE CONTROL BIT

When an underflow occurs, one of two actions may occur depending on the state of the Underflow mode (UNFM) control bit in the DCICON1 SFR. If the UNFM bit is cleared (default), the module will transmit '0's on the CSDO pin during the active time slot for the buffer location. In this Operating mode, the codec device attached to the DCI module will simply be fed digital 'silence'. If the UNFM control bit is set, the module will transmit the last data written to the buffer location. This Operating mode permits the user to send continuous data to the codec device without consuming CPU overhead.

18.4 DCI Module Interrupts

The frequency of DCI module interrupts is dependent on the BLEN<1:0> control bits in the DCICON2 SFR. An interrupt to the CPU is generated each time the set buffer length has been reached and a shadow register transfer takes place. A shadow register transfer is defined as the time when the previously written TXBUF values are transferred to the transmit shadow registers and new received values in the receive shadow registers are transferred into the RXBUF registers.

18.5 DCI Module Operation During CPU Sleep and Idle Modes

18.5.1 DCI MODULE OPERATION DURING CPU SLEEP MODE

The DCI module has the ability to operate while in Sleep mode and wake the CPU when the CSCK signal is supplied by an external device (CSCKD = 1). The DCI module will generate an asynchronous interrupt when a DCI buffer transfer has completed and the CPU is in Sleep mode.

18.5.2 DCI MODULE OPERATION DURING CPU IDLE MODE

If the DCISIDL control bit is cleared (default), the module will continue to operate normally even in Idle mode. If the DCISIDL bit is set, the module will halt when Idle mode is asserted.

18.6 AC-Link Mode Operation

The AC-Link protocol is a 256-bit frame with one 16-bit data slot, followed by twelve 20-bit data slots. The DCI module has two Operating modes for the AC-Link protocol. These Operating modes are selected by the COFSM<1:0> control bits in the DCICON1 SFR. The first AC-Link mode is called '16-bit AC-Link mode' and is selected by setting COFSM<1:0> = 10. The second AC-Link mode is called '20-bit AC-Link mode' and is selected by setting COFSM<1:0> = 11.

18.6.1 16-BIT AC-LINK MODE

In the 16-bit AC-Link mode, data word lengths are restricted to 16 bits. Note that this restriction only affects the 20-bit data time slots of the AC-Link protocol. For received time slots, the incoming data is simply truncated to 16 bits. For outgoing time slots, the 4 LSbs of the data word are set to '0' by the module. This truncation of the time slots limits the A/D and DAC data to 16 bits but permits proper data alignment in the TXBUF and RXBUF registers. Each RXBUF and TXBUF register will contain one data time slot value.

19.9 Module Power-down Modes

The module has two internal Power modes.

When the ADON bit is '1', the module is in Active mode, and is fully powered and functional.

When ADON is '0', the module is in Off mode. The digital and analog portions of the circuit are disabled for maximum current savings.

In order to return to the Active mode from Off mode, the user must wait for the ADC circuitry to stabilize.

19.10 ADC Operation During CPU Sleep and Idle Modes

19.10.1 ADC OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shutdown and stay at logic '0'.

If Sleep occurs in the middle of a conversion, the conversion is aborted. The converter will not continue with a partially completed conversion on exit from Sleep mode.

Register contents are not affected by the device entering or leaving Sleep mode.

The ADC module can operate during Sleep mode if the ADC clock source is set to RC (ADRC = 1). When the RC clock source is selected, the ADC module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is complete, the DONE bit is cleared and the result is loaded into the ADCBUF register.

If the ADC interrupt is enabled, the device wakes up from Sleep. If the ADC interrupt is not enabled, the ADC module is turned off, although the ADON bit remains set.

19.10.2 A/D OPERATION DURING CPU IDLE MODE

The ADSIDL bit selects if the module stops on Idle or continues on Idle. If ADSIDL = 0, the module continues operation on assertion of Idle mode. If ADSIDL = 1, the module stops on Idle.

19.11 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the ADC module to be turned off, and any conversion and sampling sequence to be aborted. The values that are in the ADCBUF registers are not modified. The ADC Result register contains unknown data after a Power-on Reset.

19.12 Output Formats

The ADC result is 12 bits wide. The data buffer RAM is also 12 bits wide. The 12-bit data can be read in one of four different formats. The FORM<1:0> bits select the format. Each of the output formats translates to a 16-bit result on the data bus.

TABLE	19-2:	A/D C	ONVE	RTER F	REGIST	ER MAF	(1)											
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
ADCBUF0	0280		1		1						ADC Data	a Buffer 0						nnnn nnnn nnnn 0000
ADCBUF1	0282				I						ADC Data	a Buffer 1						nnnn nnnn nnnn 0000
ADCBUF2	0284	I		I							ADC Data	a Buffer 2						nnnn nnnn nnnn 0000
ADCBUF3	0286				I						ADC Data	a Buffer 3						nnnn nnnn nnnn 0000
ADCBUF4	0288	Ι									ADC Data	a Buffer 4						nnnn nnnn nnnn 0000
ADCBUF5	028A				I						ADC Data	a Buffer 5						nnnn nnnn nnnn 0000
ADCBUF6	028C	Ι		Ι	Ι						ADC Data	a Buffer 6						nnnn nnnn nnnn 0000
ADCBUF7	028E				I						ADC Data	a Buffer 7						nnnn nnnn nnnn 0000
ADCBUF8	0290				I						ADC Data	a Buffer 8						nnnn nnnn nnnn 0000
ADCBUF9	0292				I						ADC Data	a Buffer 9						nnnn nnnn nnnn 0000
ADCBUFA	0294	Ι									ADC Data	Buffer 10						nnnn nnnn nnnn 0000
ADCBUFB	0296	Ι		Ι	Ι						ADC Data	Buffer 11						nnnn nnnn nnnn 0000
ADCBUFC	0298				I						ADC Data	Buffer 12						nnnn nnnn nnnn 0000
ADCBUFD	029A				I						ADC Data	Buffer 13						nnnn nnnn nnnn 0000
ADCBUFE	029C				I						ADC Data	Buffer 14						nnnn nnnn nnnn 0000
ADCBUFF	029E				I						ADC Data	Buffer 15						nnnn nnnn nnnn 0000
ADCON1	02A0	ADON		ADSIDL	I	Ι		FORM	<1:0>	S	SRC<2:0>		I	I	ASAM	SAMP	DONE	0000 0000 0000 0000
ADCON2	02A2	~	/CFG<2:0>		I	Ι	CSCNA			BUFS	I		SMPI<	:3:0>		BUFM	ALTS	0000 0000 0000 0000
ADCON3	02A4	Ι		Ι		SA.	MC<4:0>			ADRC	Ι			ADCS	<5:0>			0000 0000 0000 0000
ADCHS	02A6	Ι		Ι	CHONB		CH0SB<	<3:0>		Ι	Ι	I	CHONA		CH0S,	A<3:0>		0000 0000 0000 0000
ADPCFG	02A8	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000 0000 0000
ADCSSL	02AA	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000 0000 0000 0000
Legend: Note 1:	u = ur Refer	initialized to the " <i>dsF</i>	bit; — = un PIC30F Fan	implement nily Refere.	ted, read as ince Manua	s '0' a/" (DS7004(6) for desc	riptions of	f register l	oit fields.								

M A D⁽¹⁾ L

dsPIC30F5011/5013

 $\ensuremath{\textcircled{}^{\odot}}$ 2011 Microchip Technology Inc.

TABLE 20-1: OSCILLATOR OPERATING MODES

Oscillator Mode	Description
XTL	200 kHz-4 MHz crystal on OSC1:OSC2.
ХТ	4 MHz-10 MHz crystal on OSC1:OSC2.
XT w/ PLL 4x	4 MHz-10 MHz crystal on OSC1:OSC2, 4x PLL enabled.
XT w/ PLL 8x	4 MHz-10 MHz crystal on OSC1:OSC2, 8x PLL enabled.
XT w/ PLL 16x	4 MHz-10 MHz crystal on OSC1:OSC2, 16x PLL enabled ⁽¹⁾ .
LP	32 kHz crystal on SOSCO:SOSCI ⁽²⁾ .
HS	10 MHz-25 MHz crystal.
EC	External clock input (0-40 MHz).
ECIO	External clock input (0-40 MHz), OSC2 pin is I/O.
EC w/ PLL 4x	External clock input (4-10 MHz), OSC2 pin is I/O, 4x PLL enabled ⁽¹⁾ .
EC w/ PLL 8x	External clock input (4-10 MHz), OSC2 pin is I/O, 8x PLL enabled ⁽¹⁾ .
EC w/ PLL 16x	External clock input (4-7.5 MHz), OSC2 pin is I/O, 16x PLL enabled ⁽¹⁾ .
ERC	External RC oscillator, OSC2 pin is Fosc/4 output ⁽³⁾ .
ERCIO	External RC oscillator, OSC2 pin is I/O ⁽³⁾ .
FRC	7.37 MHz internal RC oscillator.
FRC w/ PLL 4x	7.37 MHz Internal RC oscillator, 4x PLL enabled.
FRC w/ PLL 8x	7.37 MHz Internal RC oscillator, 8x PLL enabled.
FRC w/ PLL 16x	7.37 MHz Internal RC oscillator, 16x PLL enabled.
LPRC	512 kHz internal RC oscillator.

Note 1: dsPIC30F maximum operating frequency of 120 MHz must be met.

2: LP oscillator can be conveniently shared as system clock, as well as real-time clock for Timer1.

3: Requires external R and C. Frequency operation up to 4 MHz.

22.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

22.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- · Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.



FIGURE 23-17: SPI MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 23-39:	12-BIT A/D CONVERSION TIMING REQUIREMENTS
--------------	--

АС СНИ	ARACTERI	STICS	Standard (unless of Operatin	d Operation otherwise g tempera	ng Cond e stated) ature -4	litions: 2. 40°C ≤Ta ≤ 40°C ≤Ta ≤	7V to 5.5V ⇔85°C for Industrial ⇔125°C for Extended	
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		Cloc	k Parame	ters		•		
AD50	TAD	A/D Clock Period	_	334		ns	VDD = 3-5.5V (Note 1)	
AD51	TRC	A/D Internal RC Oscillator Period	1.2	1.5	1.8	μs		
		Con	version R	ate				
AD55	TCONV	Conversion Time	—	14 Tad		ns		
AD56	FCNV	Throughput Rate	—	—	200	ksps	VDD = VREF = 5V	
AD57	TSAMP	Sampling Time	_	1 Tad		ns	VDD = 3-5.5V source resistance Rs = 0-2.5 k Ω	
		resistance Rs = 0-2.5 kΩ						
AD60	TPCS	Conversion Start from Sample Trigger	—	1 Tad		ns		
AD61	TPSS	Sample Start from Setting Sample (SAMP) Bit	0.5 Tad	_	1.5 Tad	ns		
AD62	Tcss	Conversion Completion to Sample Start (ASAM = 1)	—	0.5 TAD	_	ns		
AD63	Tdpu ⁽²⁾	Time to Stabilize Analog Stage from A/D Off to A/D On	_	—	20	μs		

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: TDPU is the time required for the ADC module to stabilize when it is turned on (ADCON1<ADON> = 1). During this time the ADC result is indeterminate.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIN	IETERS	
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A