

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | dsPIC  |
| Core Size                  | 16-Bit   |
| Speed                      | 20 MIPS  |
| Connectivity               | CANbus, I <sup>2</sup> C, SPI, UART/USART                                      |
| Peripherals                | AC'97, Brown-out Detect/Reset, I <sup>2</sup> S, LVD, POR, PWM, WDT            |
| Number of I/O              | 52   |
| Program Memory Size        | 66KB (22K x 24)  |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 1K x 8   |
| RAM Size                   | 4K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V  |
| Data Converters            | A/D 16x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 64-TQFP  |
| Supplier Device Package    | 64-TQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic30f5011t-20e-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Pin Diagrams**



# **Pin Diagrams (Continued)**



## 2.3 Divide Support

The dsPIC DSC devices feature a 16/16-bit signed fractional divide operation, as well as 32/16-bit and 16/16-bit signed and unsigned integer divide operations, in the form of single instruction iterative divides. The following instructions and data sizes are supported:

- DIVF 16/16 signed fractional divide
- DIV.sd 32/16 signed divide
- DIV.ud 32/16 unsigned divide
- \* DIV.sw 16/16 signed divide
- DIV.uw 16/16 unsigned divide

The 16/16 divides are similar to the 32/16 (same number of iterations), but the dividend is either zero-extended or sign-extended during the first iteration.

The divide instructions must be executed within a REPEAT loop. Any other form of execution (e.g., a series of discrete divide instructions) will not function correctly because the instruction flow depends on RCOUNT. The divide instruction does not automatically set up the RCOUNT value and it must, therefore, be explicitly and correctly specified in the REPEAT instruction as shown in Table 2-2 (REPEAT will execute the target instruction {operand value+1} times). The REPEAT loop count must be setup for 18 iterations of the DIV/ DIVF instruction. Thus, a complete divide operation requires 19 cycles.

| Note: | The divide flow is interruptible. However, |
|-------|--|
|       | the user needs to save the context as      |
|       | appropriate.                               |

#### 2.4 DSP Engine

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations, which require no additional data. These instructions are ADD, SUB and NEG.

The dsPIC30F is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine has various options selected through various bits in the CPU Core Configuration register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- · Signed or unsigned DSP multiply (US)
- · Conventional or convergent rounding (RND)
- · Automatic saturation on/off for AccA (SATA)
- Automatic saturation on/off for AccB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

**Note:** For CORCON layout, see Table 3-3.

A block diagram of the DSP engine is shown in Figure 2-2.

# TABLE 2-1:DSP INSTRUCTIONSUMMARY

| Instruction | Algebraic<br>Operation | ACC WB? |
|-------------|------------------------|---------|
| CLR         | A = 0                  | Yes     |
| ED          | $A = (x - y)^2$        | No      |
| EDAC        | $A = A + (x - y)^2$    | No      |
| MAC         | A = A + (x * y)        | Yes     |
| MAC         | $A = A + x^2$          | No      |
| MOVSAC      | No change in A         | Yes     |
| MPY         | A = x * y              | No      |
| MPY.N       | A = -x * y             | No      |
| MSC         | A = A - x * y          | Yes     |

#### TABLE 2-2: DIVIDE INSTRUCTIONS

| Instruction            | Function   |
|------------------------|--|
| DIVF                   | Signed fractional divide: Wm/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1 |
| DIV.sd                 | Signed divide: (Wm+1:Wm)/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1     |
| DIV.sw Or DIV.s        | Signed divide: Wm/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1            |
| DIV.ud                 | Unsigned divide: (Wm+1:Wm)/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1   |
| DIV.uw <b>or</b> DIV.u | Unsigned divide: Wm/Wn $\rightarrow$ W0; Rem $\rightarrow$ W1          |

CORE REGISTER MAP<sup>(1)</sup> (CONTINUED) **TABLE 3-3:** 

| SFR Name | Address<br>(Home) | Bit 15        | Bit 14      | Bit 13     | Bit 12            | Bit 11 | Bit 10 | Bit 9 | Bit 8   | Bit 7    | Bit 6    | Bit 5  | Bit 4  | Bit 3 | Bit 2  | Bit 1  | Bit 0  | Reset State         |
|----------|-------------------|---------------|-------------|------------|-------------------|--------|--------|-------|---------|----------|----------|--------|--------|-------|--------|--------|--------|---------------------|
| CORCON   | 0044              | Ι             | I           |            | SN                | EDT    | DL2    | DL1   | DLO     | SATA     | SATB     | SATDW  | ACCSAT | IPL3  | PSV    | RND    | ≝      | 0000 0000 0010 0000 |
| MODCON   | 0046              | XMODEN        | YMODEN      |            |                   |        | BWM    | <3:0> |         |          | YWY      | 1<3:0> |        |       | XWM    | <3:0>  |        | 0000 0000 0000 0000 |
| XMODSRT  | 0048              |               |             |            |                   |        |        | ×     | S<15:1> |          |          |        |        |       |        |        | 0      | 0nnn nnnn nnnn nnnn |
| XMODEND  | 004A              |               |             |            |                   |        |        | ×     | E<15:1> |          |          |        |        |       |        |        | 1      | 1 uuu uuuu uuuu     |
| YMODSRT  | 004C              |               |             |            |                   |        |        | ¥     | S<15:1> |          |          |        |        |       |        |        | 0      | 0nnn nnnn nnnn nnnn |
| YMODEND  | 004E              |               |             |            |                   |        |        | ×     | E<15:1> |          |          |        |        |       |        |        | 1      | luuu uuuu uuuu uuu1 |
| XBREV    | 0050              | BREN          |             |            |                   |        |        |       |         | XB<14:0> |          |        |        |       |        |        |        | nnnn nnnn nnnn nnnn |
| DISICNT  | 0052              | Ι             | Ι           |            |                   |        |        |       |         | DISIC    | NT<13:0> |        |        |       |        |        |        | 0000 0000 0000 0000 |
| BSRAM    | 0750              | Ι             | Ι           |            |                   |        |        |       | I       |          |          |        |        | Ι     | IW_BSR | IR_BSR | RL_BSR | 0000 0000 0000 0000 |
| SSRAM    | 0752              | Ι             | Ι           |            |                   |        |        |       | I       |          | I        |        |        | Ι     | IW_SSR | IR_SSR | RL_SSR | 0000 0000 0000 0000 |
| Legend:  | u = uninitis      | alized bit; — | = unimpleme | ented, rea | '0, as be<br>" (م |        | -      |       |         | -        |          |        |        |       |        |        |        |                     |

descriptions of register bit fields. Note

(DS70046) tor nuaľ Mar Family Reference 1C30F dsh to the Reter <u>...</u>

NOTES:

# 15.0 I<sup>2</sup>C<sup>™</sup> MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

The Inter-Integrated Circuit  $(I^2 C^{TM})$  module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2 C$  serial communication standard, with a 16-bit interface.

This module offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation; detects bus collision and will arbitrate accordingly

# 15.1 Operating Function Description

The hardware fully implements all the master and slave functions of the  $I^2C$  Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

Thus, the  $l^2C$  module can operate either as a slave or a master on an  $l^2C$  bus.

# 15.1.1 VARIOUS I<sup>2</sup>C MODES

The following types of I<sup>2</sup>C operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing

See the I<sup>2</sup>C programmer's model in Figure 15-1.

#### 15.1.2 PIN CONFIGURATION IN I<sup>2</sup>C MODE

 $\mathsf{I}^2\mathsf{C}$  has a 2-pin interface: the SCL pin is clock and the SDA pin is data.

# 15.1.3 I<sup>2</sup>C REGISTERS

I2CCON and I2CSTAT are control and status registers, respectively. The I2CCON register is readable and writable. The lower six bits of I2CSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

I2CRSR is the shift register used for shifting data, whereas I2CRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CRCV is the receive buffer as shown in Figure 15-1. I2CTRN is the transmit register to which bytes are written during a transmit operation, as shown in Figure 15-2.

The I2CADD register holds the slave address. A Status bit, ADD10, indicates 10-bit Address mode. The I2CBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CRSR and I2CRCV together form a double-buffered receiver. When I2CRSR receives a complete byte, it is transferred to I2CRCV and an interrupt pulse is generated. During transmission, the I2CTRN is not double-buffered.

**Note:** Following a restart condition in 10-bit mode, the user only needs to match the first 7-bit address.



#### FIGURE 15-1: PROGRAMMER'S MODEL

I<sup>2</sup>C REGISTER MAP<sup>(1)</sup> **TABLE 15-2**:

| SFR Name      | Addr. | Bit 15       | Bit 14     | Bit 13         | Bit 12 | Bit 11 | Bit 10 | Bit 9  | Bit 8 | Bit 7 | Bit 6 | Bit 5     | Bit 4      | Bit 3   | Bit 2 | Bit 1 | Bit 0 | Reset State         |  |
|---------------|-------|--------------|------------|----------------|--------|--------|--------|--------|-------|-------|-------|-----------|------------|---------|-------|-------|-------|---------------------|--|
| <b>I2CRCV</b> | 0200  | Ι            | 1          | Ι              |        | 1      |        | 1      |       |       |       |           | Receive R  | egister |       |       |       | 0000 0000 0000 0000 |  |
| I2CTRN        | 0202  | Ι            | Ι          | I              | Ι      | I      |        | I      | I     |       |       |           | Transmit R | egister |       |       |       | 0000 0000 1111 1111 |  |
| 12CBRG        | 0204  | Ι            | Ι          | Ι              | Ι      | I      |        |        |       |       |       | Baud R    | ate Genera | ator    |       |       |       | 0000 0000 0000 0000 |  |
| I2CCON        | 0206  | <b>I2CEN</b> | Ι          | <b>I2CSIDL</b> | SCLREL | IPMIEN | A10M   | DISSLW | SMEN  | GCEN  | STREN | ACKDT     | ACKEN      | RCEN    | PEN   | RSEN  | SEN   | 0001 0000 0000 0000 |  |
| I2CSTAT       | 0208  | ACKSTAT      | TRSTAT     | Ι              | Ι      | Ι      | BCL    | GCSTAT | ADD10 | IWCOL | I2COV | D_A       | ٩          | s       | R_W   | RBF   | TBF   | 0000 0000 0000 0000 |  |
| 12CADD        | 020A  | Ι            | Ι          | Ι              | Ι      | Ι      |        |        |       |       | ,     | Address R | egister    |         |       |       |       | 0000 0000 0000 0000 |  |
| - 00000       | I     | implementee  | , 00 000 1 | ,0             |        |        |        |        |       |       |       |           |            |         |       |       |       |                     |  |

 
 — = unimplemented, read as '0'
 Refer to "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.
Legend: Note 1:

## 16.2 Enabling and Setting Up UART

#### 16.2.1 ENABLING THE UART

The UART module is enabled by setting the UARTEN bit in the UxMODE register (where x = 1 or 2). Once enabled, the UxTX and UxRX pins are configured as an output and an input respectively, overriding the TRIS and LATCH register bit settings for the corresponding I/O port pins. The UxTX pin is at logic '1' when no transmission is taking place.

#### 16.2.2 DISABLING THE UART

The UART module is disabled by clearing the UARTEN bit in the UxMODE register. This is the default state after any Reset. If the UART is disabled, all I/O pins operate as port pins under the control of the latch and TRIS bits of the corresponding port pins.

Disabling the UART module resets the buffers to empty states. Any data characters in the buffers are lost and the baud rate counter is reset.

All error and status flags associated with the UART module are reset when the module is disabled. The URXDA, OERR, FERR, PERR, UTXEN, UTXBRK and UTXBF bits are cleared, whereas RIDLE and TRMT are set. Other control bits, including ADDEN, URXISEL<1:0>, UTXISEL, as well as the UxMODE and UxBRG registers, are not affected.

Clearing the UARTEN bit while the UART is active will abort all pending transmissions and receptions and reset the module as defined above. Reenabling the UART will restart the UART in the same configuration.

# 16.2.3 SETTING UP DATA, PARITY AND STOP BIT SELECTIONS

Control bits PDSEL<1:0> in the UxMODE register are used to select the data length and parity used in the transmission. The data length may either be 8 bits with even, odd or no parity, or 9 bits with no parity.

The STSEL bit determines whether one or two Stop bits will be used during data transmission.

The default (power-on) setting of the UART is 8 bits, no parity and 1 Stop bit (typically represented as 8, N, 1).

#### 16.3 Transmitting Data

#### 16.3.1 TRANSMITTING IN 8-BIT DATA MODE

The following steps must be performed in order to transmit 8-bit data:

- 1. Set up the UART:
  - First, the data length, parity and number of Stop bits must be selected. Then, the transmit and receive interrupt enable and priority bits are setup in the UxMODE and UxSTA registers. Also, the appropriate baud rate value must be written to the UxBRG register.
- Enable the UART by setting the UARTEN bit (UxMODE<15>).
- 3. Set the UTXEN bit (UxSTA<10>), thereby enabling a transmission.
- 4. Write the byte to be transmitted to the lower byte of UxTXREG. The value will be transferred to the Transmit Shift register (UxTSR) immediately and the serial bit stream will start shifting out during the next rising edge of the baud clock. Alternatively, the data byte may be written while UTXEN = 0, following which, the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 5. A transmit interrupt will be generated, depending on the value of the interrupt control bit UTXISEL (UxSTA<15>).

#### 16.3.2 TRANSMITTING IN 9-BIT DATA MODE

The sequence of steps involved in the transmission of 9-bit data is similar to 8-bit transmission, except that a 16-bit data word (of which the upper 7 bits are always clear) must be written to the UxTXREG register.

#### 16.3.3 TRANSMIT BUFFER (UXTXB)

The transmit buffer is 9 bits wide and 4 characters deep. Including the Transmit Shift register (UxTSR), the user effectively has a 5-deep FIFO (First-In, First-Out) buffer. The UTXBF Status bit (UxSTA<9>) indicates whether the transmit buffer is full.

If a user attempts to write to a full buffer, the new data will not be accepted into the FIFO, and no data shift will occur within the buffer. This enables recovery from a buffer overrun condition.

The FIFO is reset during any device Reset but is not affected when the device enters or wakes up from a Power-Saving mode.

#### 16.5.2 FRAMING ERROR (FERR)

The FERR bit (UxSTA<2>) is set if a '0' is detected instead of a Stop bit. If two Stop bits are selected, both Stop bits must be '1', otherwise FERR will be set. The read-only FERR bit is buffered along with the received data. It is cleared on any Reset.

#### 16.5.3 PARITY ERROR (PERR)

The PERR bit (UxSTA<3>) is set if the parity of the received word is incorrect. This error bit is applicable only if a Parity mode (odd or even) is selected. The read-only PERR bit is buffered along with the received data bytes. It is cleared on any Reset.

#### 16.5.4 IDLE STATUS

When the receiver is active (i.e., between the initial detection of the Start bit and the completion of the Stop bit), the RIDLE bit (UxSTA<4>) is '0'. Between the completion of the Stop bit and detection of the next Start bit, the RIDLE bit is '1', indicating that the UART is Idle.

#### 16.5.5 RECEIVE BREAK

The receiver will count and expect a certain number of bit times based on the values programmed in the PDSEL (UxMODE<2:1>) and STSEL (UxMODE<0>) bits.

If the break is longer than 13 bit times, the reception is considered complete after the number of bit times specified by PDSEL and STSEL. The URXDA bit is set, FERR is set, zeros are loaded into the receive FIFO, interrupts are generated if appropriate and the RIDLE bit is set.

When the module receives a long break signal and the receiver has detected the Start bit, the data bits and the invalid Stop bit (which sets the FERR), the receiver must wait for a valid Stop bit before looking for the next Start bit. It cannot assume that the break condition on the line is the next Start bit.

Break is regarded as a character containing all '0's with the FERR bit set. The break character is loaded into the buffer. No further reception can occur until a Stop bit is received. Note that RIDLE goes high when the Stop bit has not yet been received.

#### 16.6 Address Detect Mode

Setting the ADDEN bit (UxSTA<5>) enables this special mode in which a 9th bit (URX8) value of '1' identifies the received word as an address, rather than data. This mode is only applicable for 9-bit data communication. The URXISEL control bit does not have any impact on interrupt generation in this mode since an interrupt (if enabled) will be generated every time the received word has the 9th bit set.

#### 16.7 Loopback Mode

Setting the LPBACK bit enables this special mode in which the UxTX pin is internally connected to the UxRX pin. When configured for the Loopback mode, the UxRX pin is disconnected from the internal UART receive logic. However, the UxTX pin still functions as in a normal operation.

To select this mode:

- 1. Configure UART for desired mode of operation.
- 2. Set LPBACK = 1 to enable Loopback mode.
- 3. Enable transmission as defined in Section 16.3 "Transmitting Data".

#### 16.8 Baud Rate Generator

The UART has a 16-bit Baud Rate Generator to allow maximum flexibility in baud rate generation. The Baud Rate Generator register (UxBRG) is readable and writable. The baud rate is computed as follows:

BRG = 16-bit value held in UxBRG register (0 through 65535)

FCY = Instruction Clock Rate (1/TCY)

The Baud Rate is given by Equation 16-1.

### EQUATION 16-1: BAUD RATE

Baud Rate = FCY/(16\*(BRG+1))

Therefore, the maximum baud rate possible is

FCY/16 (if BRG = 0),

and the minimum baud rate possible is

FCY/(16\* 65536).

With a full 16-bit Baud Rate Generator at 30 MIPS operation, the minimum baud rate achievable is 28.5 bps.



CRC Generator

Transmit

Logic

CiTX<sup>(1)</sup>

Note 1: i = 1 or 2 refers to a particular CAN module (CAN1 or CAN2).

Protocol Finite

State Machine

Bit Timing

Generator

Bit

Timing

Logic

CiRX<sup>(1)</sup>

CRC Check

#### 17.6.2 PRESCALER SETTING

There is a programmable prescaler with integral values ranging from 1 to 64, in addition to a fixed divide-by-2 for clock generation. The time quantum (TQ) is a fixed unit of time derived from the oscillator period, and is given by Equation 17-1, where FCAN is FCY (if the CANCKS bit is set) or 4FCY (if CANCKS is clear).

| Note: | FCAN   | must   | not   | exceed   | 30     | MHz.    | lf |
|-------|--------|--------|-------|----------|--------|---------|----|
|       | CANC   | KS = 0 | , the | n Fcy mu | ist no | ot exce | ed |
|       | 7.5 Mł | Ηz.    |       |          |        |         |    |

#### EQUATION 17-1: TIME QUANTUM FOR CLOCK GENERATION

 $T_Q = 2 (BRP < 5:0 > +1) / FCAN$ 

#### 17.6.3 PROPAGATION SEGMENT

This part of the bit time is used to compensate physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The Prop Seg can be programmed from 1 TQ to 8 TQ by setting the PRSEG<2:0> bits (CiCFG2<2:0>).

#### 17.6.4 PHASE SEGMENTS

The phase segments are used to optimally locate the sampling of the received bit within the transmitted bit time. The sampling point is between Phase1 Seg and Phase2 Seg. These segments are lengthened or shortened by resynchronization. The end of the Phase1 Seg determines the sampling point within a bit period. The segment is programmable from 1 TQ to 8 TQ. Phase2 Seg provides delay to the next transmitted data transition. The segment is programmable from 1 TQ to 8 TQ, or it may be defined to be equal to the greater of Phase1 Seg or the information processing time (2 TQ). The Phase1 Seg is initialized by setting bits SEG1PH<2:0> (CiCFG2<5:3>), and Phase2 Seg is initialized by setting SEG2PH<2:0> (CiCFG2<10:8>).

The following requirement must be fulfilled while setting the lengths of the phase segments:

Prop Seg + Phase1 Seg > = Phase2 Seg

#### 17.6.5 SAMPLE POINT

The sample point is the point of time at which the bus level is read and interpreted as the value of that respective bit. The location is at the end of Phase1 Seg. If the bit timing is slow and contains many TQ, it is possible to specify multiple sampling of the bus line at the sample point. The level determined by the CAN bus then corresponds to the result from the majority decision of three values. The majority samples are taken at the sample point and twice before with a distance of TQ/2. The CAN module allows the user to choose between sampling three times at the same point or once at the same point, by setting or clearing the SAM bit (CiCFG2<6>).

Typically, the sampling of the bit should take place at about 60-70% through the bit time, depending on the system parameters.

#### 17.6.6 SYNCHRONIZATION

To compensate for phase shifts between the oscillator frequencies of the different bus stations, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Synchronous Segment). The circuit will then adjust the values of Phase1 Seg and Phase2 Seg. There are 2 mechanisms used to synchronize.

#### 17.6.6.1 Hard Synchronization

Hard synchronization is only done whenever there is a 'recessive' to 'dominant' edge during bus Idle indicating the start of a message. After hard synchronization, the bit time counters are restarted with the Sync Seg. Hard synchronization forces the edge which has caused the hard synchronization to lie within the synchronization segment of the restarted bit time. If a hard synchronization is done, there will not be a resynchronization within that bit time.

#### 17.6.6.2 Resynchronization

As a result of resynchronization, Phase1 Seg may be lengthened or Phase2 Seg may be shortened. The amount of lengthening or shortening of the phase buffer segment has an upper bound known as the synchronization jump width, and is specified by the SJW<1:0> bits (CiCFG1<7:6>). The value of the synchronization jump width will be added to Phase1 Seg or subtracted from Phase2 Seg. The resynchronization jump width is programmable between 1 To and 4 To.

The following requirement must be fulfilled while setting the SJW<1:0> bits:

Phase2 Seg > Synchronization Jump Width

In the Multi-Channel mode, a new data frame transfer will begin one CSCK cycle after the COFS pin is sampled high (see Figure 18-2). The pulse on the COFS pin resets the frame sync generator logic.

In the  $l^2S$  mode, a new data word will be transferred one CSCK cycle after a low-to-high or a high-to-low transition is sampled on the COFS pin. A rising or falling edge on the COFS pin resets the frame sync generator logic. In the AC-Link mode, the tag slot and subsequent data slots for the next frame will be transferred one CSCK cycle after the COFS pin is sampled high.

The COFSG and WS bits must be configured to provide the proper frame length when the module is operating in the Slave mode. Once a valid frame sync pulse has been sampled by the module on the COFS pin, an entire data frame transfer will take place. The module will not respond to further frame sync pulses until the data frame transfer has completed.

#### FIGURE 18-2: FRAME SYNC TIMING, MULTI-CHANNEL MODE



#### FIGURE 18-3: FRAME SYNC TIMING, AC-LINK START-OF-FRAME



### FIGURE 18-4: I<sup>2</sup>S INTERFACE FRAME SYNC TIMING



### 20.4 Watchdog Timer (WDT)

#### 20.4.1 WATCHDOG TIMER OPERATION

The primary function of the Watchdog Timer (WDT) is to reset the processor in the event of a software malfunction. The WDT is a free-running timer which runs off an on-chip RC oscillator, requiring no external component. Therefore, the WDT timer will continue to operate even if the main processor clock (e.g., the crystal oscillator) fails.

#### 20.4.2 ENABLING AND DISABLING THE WDT

The Watchdog Timer can be "Enabled" or "Disabled" only through a Configuration bit (FWDTEN) in the Configuration register, FWDT.

Setting FWDTEN = 1 enables the Watchdog Timer. The enabling is done when programming the device. By default, after chip erase, FWDTEN bit = 1. Any device programmer capable of programming dsPIC30F devices allows programming of this and other Configuration bits.

If enabled, the WDT will increment until it overflows or "times out". A WDT time-out will force a device Reset (except during Sleep). To prevent a WDT time-out, the user must clear the Watchdog Timer using a CLRWDT instruction.

If a WDT times out during Sleep, the device will wakeup. The WDTO bit in the RCON register will be cleared to indicate a wake-up resulting from a WDT time-out.

Setting FWDTEN = 0 allows user software to enable/ disable the Watchdog Timer via the SWDTEN (RCON<5>) control bit.

#### 20.5 Low-Voltage Detect

The Low-Voltage Detect (LVD) module is used to detect when the VDD of the device drops below a threshold value, VLVD, which is determined by the LVDL<3:0> bits (RCON<11:8>) and is thus user programmable. The internal voltage reference circuitry requires a nominal amount of time to stabilize, and the BGST bit (RCON<13>) indicates when the voltage reference has stabilized.

In some devices, the LVD threshold voltage may be applied externally on the LVDIN pin.

The LVD module is enabled by setting the LVDEN bit (RCON<12>).

#### 20.6 Power-Saving Modes

There are two power-saving states that can be entered through the execution of a special instruction, PWRSAV; these are Sleep and Idle.

The format of the PWRSAV instruction is as follows:

PWRSAV <parameter>, where 'parameter' defines Idle or Sleep mode.

#### 20.6.1 SLEEP MODE

In Sleep mode, the clock to the CPU and peripherals is shutdown. If an on-chip oscillator is being used, it is shutdown.

The Fail-Safe Clock Monitor is not functional during Sleep since there is no clock to monitor. However, LPRC clock remains active if WDT is operational during Sleep.

The brown-out protection circuit and the Low-Voltage Detect circuit, if enabled, will remain functional during Sleep.

The processor wakes up from Sleep if at least one of the following conditions has occurred:

- Any interrupt that is individually enabled and meets the required priority level
- Any Reset (POR, BOR and MCLR)
- A WDT time-out

On waking up from Sleep mode, the processor will restart the same clock that was active prior to entry into Sleep mode. When clock switching is enabled, bits COSC<1:0> will determine the oscillator source that will be used on wake-up. If clock switch is disabled, then there is only one system clock.

Note: If a POR or BOR occurred, the selection of the oscillator is based on the FOS<1:0> and FPR<3:0> Configuration bits.

If the clock source is an oscillator, the clock to the device will be held off until OST times out (indicating a stable oscillator). If PLL is used, the system clock is held off until LOCK = 1 (indicating that the PLL is stable). In either case, TPOR, TLOCK and TPWRT delays are applied.

If EC, FRC, LPRC or EXTRC oscillators are used, then a delay of TPOR (~ 10  $\mu$ s) is applied. This is the smallest delay possible on wake-up from Sleep.

Moreover, if LP oscillator was active during Sleep and LP is the oscillator used on wake-up, then the start-up delay will be equal to TPOR. PWRT delay and OST timer delay are not applied. In order to have the smallest possible start-up delay when waking up from Sleep, one of these faster wake-up options should be selected before entering Sleep.

Any interrupt that is individually enabled (using the corresponding IE bit), and meets the prevailing priority level will be able to wake-up the processor. The processor will process the interrupt and branch to the ISR. The Sleep Status bit in the RCON register is set upon wake-up.

Note: In spite of various delays applied (TPOR, TLOCK and TPWRT), the crystal oscillator (and PLL) may not be active at the end of the time-out (e.g., for low frequency crystals). In such cases, if FSCM is enabled, then the device will detect this as a clock failure and process the clock failure trap, the FRC oscillator will be enabled and the user will have to re-enable the crystal oscillator. If FSCM is not enabled, then the device will simply suspend execution of code until the clock is stable and will remain in Sleep until the oscillator clock has started.

All Resets will wake-up the processor from Sleep mode. Any Reset, other than POR, will set the Sleep Status bit. In a POR, the Sleep bit is cleared.

If the Watchdog Timer is enabled, then the processor will wake-up from Sleep mode upon WDT time-out. The SLEEP and WDTO Status bits are both set.

#### 20.6.2 IDLE MODE

In Idle mode, the clock to the CPU is shutdown while peripherals keep running. Unlike Sleep mode, the clock source remains active.

Several peripherals have a control bit in each module that allows them to operate during Idle.

LPRC Fail-Safe Clock remains active if clock failure detect is enabled.

The processor wakes up from Idle if at least one of the following conditions has occurred:

- Any interrupt that is individually enabled (IE bit is '1') and meets the required priority level
- Any Reset (POR, BOR, MCLR)
- A WDT time-out

Upon wake-up from Idle mode, the clock is re-applied to the CPU and instruction execution begins immediately, starting with the instruction following the  $\tt PWRSAV$  instruction.

Any interrupt that is individually enabled (using IE bit) and meets the prevailing priority level will be able to wake-up the processor. The processor will process the interrupt and branch to the ISR. The Idle Status bit in the RCON register is set upon wake-up.

Any Reset other than POR will set the Idle Status bit. On a POR, the Idle bit is cleared. If Watchdog Timer is enabled, then the processor will wake-up from Idle mode upon WDT time-out. The Idle and WDTO status bits are both set.

Unlike wake-up from Sleep, there are no time delays involved in wake-up from Idle.

# 20.7 Device Configuration Registers

The Configuration bits in each device Configuration register specify some of the Device modes and are programmed by a device programmer, or by using the In-Circuit Serial Programming (ICSP) feature of the device. Each device Configuration register is a 24-bit register, but only the lower 16 bits of each register are used to hold configuration data. There are seven device Configuration registers available to the user:

- Fosc (0xF80000): Oscillator Configuration Register
- FWDT (0xF80002): Watchdog Timer Configuration Register
- FBORPOR (0xF80004): BOR and POR Configuration Register
- FBS (0xF80006): Boot Code Segment Configuration Register
- FSS (0xF80008): Secure Code Segment Configuration Register
- FGS (0xF8000A): General Code Segment Configuration Register
- FICD (0xF8000C): Debug Configuration Register

The placement of the Configuration bits is automatically handled when you select the device in your device programmer. The desired state of the Configuration bits may be specified in the source code (dependent on the language tool used), or through the programming interface. After the device has been programmed, the application software may read the Configuration bit values through the table read instructions. For additional information, please refer to the "dsPIC30F Flash Programming Specification" (DS70102), the "dsPIC30F Family Reference Manual" (DS70046) and the "CodeGuard<sup>™</sup> Security" chapter (DS70180).



| Field | Description  |
|-------|--|
| Wb    | Base W register ∈ {W0W15}  |
| Wd    | Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }  |
| Wdo   | Destination W register ∈<br>{ Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }   |
| Wm,Wn | Dividend, Divisor working register pair (direct addressing)  |
| Wm*Wm | Multiplicand and Multiplier working register pair for Square instructions ∈ {W4*W4,W5*W5,W6*W6,W7*W7}  |
| Wm*Wn | Multiplicand and Multiplier working register pair for DSP instructions ∈<br>{W4*W5,W4*W6,W4*W7,W5*W6,W5*W7,W6*W7}  |
| Wn    | One of 16 working registers ∈ {W0W15}  |
| Wnd   | One of 16 destination working registers ∈ {W0W15}  |
| Wns   | One of 16 source working registers ∈ {W0W15}   |
| WREG  | W0 (working register used in file register instructions)   |
| Ws    | Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }   |
| Wso   | Source W register ∈<br>{ Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }  |
| Wx    | X data space prefetch address register for DSP instructions<br>∈ {[W8]+=6, [W8]+=4, [W8]+=2, [W8], [W8]-=6, [W8]-=4, [W8]-=2,<br>[W9]+=6, [W9]+=4, [W9]+=2, [W9], [W9]-=6, [W9]-=4, [W9]-=2,<br>[W9+W12],none}                 |
| Wxd   | X data space prefetch destination register for DSP instructions $\in$ {W4W7}   |
| Wy    | Y data space prefetch address register for DSP instructions<br>∈ {[W10]+=6, [W10]+=4, [W10]+=2, [W10], [W10]-=6, [W10]-=4, [W10]-=2,<br>[W11]+=6, [W11]+=4, [W11]+=2, [W11], [W11]-=6, [W11]-=4, [W11]-=2,<br>[W11+W12], none} |
| Wyd   | Y data space prefetch destination register for DSP instructions ∈ {W4W7}   |

# TABLE 21-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

#### TABLE 23-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

| АС СНА       | RACTER                  | ISTICS  | <b>Stand</b> a<br>( <b>unles</b><br>Opera | ard Operatin<br>s otherwise<br>ting temperat | <b>g Cond<br/>stated)</b><br>ture -4 | l <b>itions: 2</b><br>10°C ≤TA<br>10°C ≤TA | 2 <b>.5V to 5.5V</b><br>≤+85°C for Industrial<br>≤+125°C for Extended |
|--------------|-------------------------|---|---|--|--------------------------------------|--|---|
| Param<br>No. | Symbol                  | Characteristic <sup>(1)</sup>                               | Min                                       | Тур <sup>(2)</sup>                           | Мах                                  | Units                                      | Conditions  |
| SY10         | TmcL                    | MCLR Pulse Width (low)                                      | 2   | _  | _                                    | μs   | -40°C to +85°C  |
| SY11         | TPWRT                   | Power-up Timer Period                                       | 2<br>8<br>32                              | 4<br>16<br>64                                | 6<br>24<br>96                        | ms   | -40°C to +85°C, VDD =<br>5V<br>User programmable                      |
| SY12         | TPOR                    | Power-on Reset Delay  | 3   | 10   | 30                                   | μs   | -40°C to +85°C  |
| SY13         | Tioz                    | I/O High-impedance from MCLR<br>Low or Watchdog Timer Reset |   | 0.8  | 1.0                                  | μs   |   |
| SY20         | Twdt1<br>Twdt2<br>Twdt3 | Watchdog Timer Time-out Period<br>(No Prescaler)            | 0.6<br>0.8<br>1.0                         | 2.0<br>2.0<br>2.0                            | 3.4<br>3.2<br>3.0                    | ms<br>ms<br>ms                             | VDD = 2.5V<br>VDD = 3.3V, ±10%<br>VDD = 5V, ±10%                      |
| SY25         | TBOR                    | Brown-out Reset Pulse Width <sup>(3)</sup>                  | 100                                       | —  |                                      | μs   | VDD ≤VBOR (D034)  |
| SY30         | Tost                    | Oscillation Start-up Timer Period                           |   | 1024 Tosc                                    |                                      | _  | Tosc = OSC1 period  |
| SY35         | TFSCM                   | Fail-Safe Clock Monitor Delay                               | —   | 500  | 900                                  | μs   | -40°C to +85°C  |

Note 1: These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 5V, 25°C unless otherwise stated.

3: Refer to Figure 23-2 and Table 23-11 for BOR.



#### FIGURE 23-13: DCI MODULE (AC-LINK MODE) TIMING CHARACTERISTICS

| AC CHA       | RACTERIS | TICS  | <b>Standa</b><br>(unless<br>Operati | rd Opera<br>otherwi<br>ng tempe | ting Con<br>se stated<br>erature | ditions: 2<br>)<br>40°C ≤TA<br>40°C ≤TA | 2 <b>.5V to 5.5V</b><br>≤+85°C for Industrial<br>≤+125°C for Extended |
|--------------|----------|---|-------------------------------------|---------------------------------|----------------------------------|---|---|
| Param<br>No. | Symbol   | Characteristic <sup>(1)(2)</sup>                  | Min                                 | Typ <sup>(3)</sup>              | Max                              | Units                                   | Conditions  |
| CS60         | TBCLKL   | BIT_CLK Low Time                                  | 36                                  | 40.7                            | 45                               | ns                                      |   |
| CS61         | TBCLKH   | BIT_CLK High Time                                 | 36                                  | 40.7                            | 45                               | ns                                      |   |
| CS62         | TBCLK    | BIT_CLK Period                                    | _                                   | 81.4                            | _                                | ns                                      | Bit clock is input  |
| CS65         | TSACL    | Input Setup Time to<br>Falling Edge of BIT_CLK    | —                                   |                                 | 10                               | ns                                      |   |
| CS66         | THACL    | Input Hold Time from<br>Falling Edge of BIT_CLK   | —                                   | _                               | 10                               | ns                                      |   |
| CS70         | TSYNCLO  | SYNC Data Output Low Time                         | _                                   | 19.5                            | _                                | μs                                      | Note 1  |
| CS71         | TSYNCHI  | SYNC Data Output High Time                        | —                                   | 1.3                             | —                                | μs                                      | Note 1  |
| CS72         | TSYNC    | SYNC Data Output Period                           | _                                   | 20.8                            | _                                | μs                                      | Note 1  |
| CS75         | TRACL    | Rise Time, SYNC, SDATA_OUT                        | —                                   | 10                              | 25                               | ns                                      | Cload = 50 pF, Vdd = 5V   |
| CS76         | TFACL    | Fall Time, SYNC, SDATA_OUT                        | —                                   | 10                              | 25                               | ns                                      | Cload = 50 pF, Vdd = 5V   |
| CS77         | TRACL    | Rise Time, SYNC, SDATA_OUT                        | —                                   | 10                              | 25                               | ns                                      | Cload = 50 pF, Vdd = 3V   |
| CS78         | TFACL    | Fall Time, SYNC, SDATA_OUT                        | —                                   | 10                              | 25                               | ns                                      | CLOAD = 50  pF, VDD = 3V  |
| CS80         | TOVDACL  | Output valid delay from rising<br>edge of BIT_CLK | _                                   |                                 | 15                               | ns                                      |   |

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: These values assume BIT\_CLK frequency is 12.288 MHz.

**3:** Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

# APPENDIX A: REVISION HISTORY

## Revision F (May 2006)

Previous versions of this data sheet contained Advance or Preliminary Information. They were distributed with incomplete characterization data.

Revision F of this document reflects the following updates:

- Supported I<sup>2</sup>C Slave Addresses (see Table 15-1)
- ADC Conversion Clock selection to allow 200 kHz sampling rate (see Section 19.0 "12-bit Analogto-Digital Converter (ADC) Module"
- Operating Current (Idd) Specifications (see Table 23-5)
- BOR voltage limits (see Table 23-11)
- I/O pin Input Specifications (see Table 23-8)
- Watchdog Timer time-out limits (see Table 23-21)

# **Revision G (January 2007)**

This revision includes updates to the packaging diagrams.

### **Revision H (March 2008)**

This revision includes the following updates:

- Added FUSE Configuration Register (FICD) details (see Section 20.7 "Device Configuration Registers" and Table 20-8)
- Updated FGS Configuration register details (see Table 20-8)
- Removed erroneous statement regarding generation of CAN receive errors (see Section 17.4.5 "Receive Errors")
- · Electrical Specifications:
  - Resolved TBD values for parameters DO10, DO16, DO20, and DO26 (see Table 23-9)
  - 10-bit High-Speed ADC tPDU timing parameter (time to stabilize) has been updated from 20 µs typical to 20 µs maximum (see Table 23-39)
  - Parameter OS65 (Internal RC Accuracy) has been expanded to reflect multiple Min and Max values for different temperatures (see Table 23-19)
  - Parameter DC12 (RAM Data Retention Voltage) has been updated to include a Min value (see Table 23-4)
  - Parameter D134 (Erase/Write Cycle Time) has been updated to include Min and Max values and the Typ value has been removed (see Table 23-12)
  - Removed parameters OS62 (Internal FRC Jitter) and OS64 (Internal FRC Drift) and Note 2 from AC Characteristics (see Table 23-18)
  - Parameter OS63 (Internal FRC Accuracy) has been expanded to reflect multiple Min and Max values for different temperatures (see Table 23-18)
  - Updated Min and Max values and Conditions for parameter SY11 and updated Min, Typ, and Max values and Conditions for parameter SY20 (see Table 23-21)
- Additional minor corrections throughout the document

# Revision J (January 2011)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in Table A-1.

#### TABLE A-1: MAJOR SECTION UPDATES

| Section Name                                 | Update Description   |
|--|--|
| Section 20.0 "System<br>Integration"         | Added a shaded note on OSCTUN functionality in Section 20.2.5 "Fast RC Oscillator (FRC)".  |
| Section 23.0 "Electrical<br>Characteristics" | Updated the maximum value for parameter DI19 and the minimum value for parameter DI29 in the I/O Pin Input Specifications (see Table 23-8).<br>Removed parameter D136 and updated the minimum, typical, maximum, and conditions for parameters D122 and D134 in the Program and EEPROM specifications (see Table 23-12). |

| 16-bit Synchronous Counter Mode  | 63   |
|--|--|
| TO-DIL SYNCHIONOUS COUNTER MODE  |  |
| 10 hit Time on Made  |  |
|  |  |
| Gate Operation   |  |
| Interrupt  |  |
| Operation During Sleep Mode  | 64   |
| Prescaler  | 64   |
| Real-Time Clock  | 64   |
| Interrupts   | 64   |
| Oscillator Operation   | 64   |
| Register Map   |  |
| Timer2 and Timer3 Selection Mode   | 82   |
| Timer2/3 Module  | 67   |
| 16 bit Timor Modo  | 67   |
| 22 bit Currebraneuro Counter Made  | 07   |
| 32-bit Synchronous Counter Mode  |  |
| 32-bit Timer Mode  |  |
| ADC Event Trigger  | 70   |
| Gate Operation   | 70   |
| Interrupt  | 70   |
| Operation During Sleep Mode  | 70   |
| Register Map   | 71   |
| Timer Prescaler  |  |
| Timer4/5 Module  | 73   |
| Register Man   | 75   |
| Timing Characteristics   |  |
|  |  |
| A/D Conversion   |  |
| Low-speed (ASAM = $0$ , SSRC = $000$ )   | 201  |
| Bandgap Start-up Time  | 180  |
| CAN Module I/O   | 198  |
| CLKOUT and I/O   | 177  |
| DCI Module   |  |
| AC-Link Mode   | 188  |
| Multichannel, I <sup>2</sup> S Modes   | 186  |
| External Clock   | 173  |
| l <sup>2</sup> C Bus Data  |  |
| Nastar Mode  | 101  |
|  | 11111  |
| Clava Mada   | 194  |
| Slave Mode   | 194<br>196   |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits   | 194  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode  | 194<br>196<br>194  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode  | 194<br>196<br>194<br>196   |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)  | 194<br>196<br>194<br>196<br>183  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module   | 194<br>196<br>194<br>196<br>183<br>185   |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer  | 194<br>196<br>194<br>196<br>183<br>185<br>178  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module   | 194<br>196<br>194<br>196<br>183<br>185<br>178<br>184   |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer   | 194<br>196<br>196<br>183<br>185<br>178<br>184<br>178   |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset  | 194<br>196<br>196<br>183<br>183<br>185<br>178<br>184<br>178<br>178   |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module  | 194<br>196<br>196<br>183<br>185<br>178<br>184<br>178<br>178  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)   |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module.<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)<br>Master Mode (CKE = 1).  | 194<br>196<br>196<br>196<br>183<br>185<br>178<br>184<br>178<br>178<br>189  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module.<br>Oscillator Start-up Timer<br>Output Compare Module.<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)<br>Master Mode (CKE = 1)  | 194<br>196<br>196<br>196<br>183<br>185<br>178<br>184<br>178<br>178<br>189<br>189   |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)<br>Master Mode (CKE = 1)<br>Slave Mode (CKE = 0)  |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)<br>Master Mode (CKE = 1)<br>Slave Mode (CKE = 1)<br>Slave Mode (CKE = 1)  |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)<br>Master Mode (CKE = 1)<br>Slave Mode (CKE = 1)<br>Type A, B and C Timer External Clock  |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)<br>Master Mode (CKE = 1)<br>Slave Mode (CKE = 1 | 194<br>196<br>196<br>196<br>183<br>185<br>178<br>178<br>178<br>178<br>178<br>190<br>191<br>192<br>181<br>178   |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)<br>Master Mode (CKE = 1)<br>Slave Mode (CKE = 1)<br>Type A, B and C Timer External Clock<br>Watchdog Timer<br>Timing Diagrams   | 194<br>196<br>196<br>196<br>183<br>183<br>183<br>183<br>178<br>178<br>178<br>190<br>191<br>192<br>181<br>178   |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)<br>OC/PWM Module<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)<br>Master Mode (CKE = 1)<br>Slave Mode (CKE = 1)<br>Slave Mode (CKE = 1)<br>Slave Mode (CKE = 1)<br>Type A, B and C Timer External Clock<br>Watchdog Timer<br>Timing Diagrams<br>CAN Bit  |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode  |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode  |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX).<br>OC/PWM Module.<br>Oscillator Start-up Timer<br>Output Compare Module<br>Power-up Timer<br>Reset<br>SPI Module<br>Master Mode (CKE = 0)<br>Master Mode (CKE = 1)<br>Slave Mode (CKE = 1)<br>Type A, B and C Timer External Clock<br>Watchdog Timer<br>Timing Diagrams<br>CAN Bit<br>Frame Sync, AC-Link Start of Frame<br>Frame Sync, Multi-Channel Mode<br>I <sup>2</sup> S Interface Frame Sync   |  |
| Slave Mode   |  |
| Slave Mode   | 194<br>196<br>196<br>196<br>183<br>185<br>178<br>178<br>178<br>178<br>178<br>189<br>191<br>192<br>191<br>192<br>181<br>178<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode  |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode  |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)  |  |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode<br>Slave Mode<br>Input Capture (CAPX)  | 194<br>196<br>196<br>196<br>183<br>183<br>188<br>178<br>178<br>178<br>178<br>178<br>190<br>190<br>191<br>192<br>191<br>192<br>112<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br>120<br> |
| Slave Mode<br>I <sup>2</sup> C Bus Start/Stop Bits<br>Master Mode  |  |

| Timing Diagrams and Specifications         |     |
|--|-----|
| DC Characteristics - Internal RC Accuracy  | 175 |
| Timing Diagrams.See Timing Characteristics |     |
| Timing Requirements                        |     |
| A/D Conversion                             |     |
| Low-speed                                  | 202 |
| Bandgap Start-up Time                      | 180 |
| Brown-out Reset                            | 179 |
| CAN Module I/O                             | 198 |
| CLKOUT and I/O                             | 177 |
| DCI Module                                 |     |
| AC-Link Mode                               | 188 |
| Multichannel, I <sup>2</sup> S Modes       | 187 |
| External Clock                             | 174 |
| I <sup>2</sup> C Bus Data (Master Mode)    | 195 |
| I <sup>2</sup> C Bus Data (Slave Mode)     | 197 |
| Input Capture                              | 183 |
| Oscillator Start-up Timer                  | 179 |
| Output Compare Module                      | 184 |
| Power-up Timer                             | 179 |
| Reset                                      | 179 |
| Simple OC/PWM Mode                         | 185 |
| SPI Module                                 |     |
| Master Mode (CKE = 0)                      | 189 |
| Master Mode (CKE = 1)                      | 190 |
| Slave Mode (CKE = 0)                       | 191 |
| Slave Mode (CKE = 1)                       | 193 |
| Type A Timer External Clock                | 181 |
| Type B Timer External Clock                | 182 |
| Type C Timer External Clock                | 182 |
| Watchdog Timer                             | 179 |
| Timing Specifications                      |     |
| PLL Clock                                  | 175 |
| PLL Jitter                                 | 175 |
| Trap Vectors                               | 38  |
|  |     |
| U  |     |
| UART Module                                |     |
| Address Detect Mode                        | 103 |

| UART MODULE                               |     |
|---|-----|
| Address Detect Mode                       | 103 |
| Auto Baud Support                         | 104 |
| Baud Rate Generator                       | 103 |
| Enabling and Setting Up                   | 101 |
| Framing Error (FERR)                      | 103 |
| Idle Status                               | 103 |
| Loopback Mode                             | 103 |
| Operation During CPU Sleep and Idle Modes | 104 |
| Overview                                  | 99  |
| Parity Error (PERR)                       | 103 |
| Receive Break                             | 103 |
| Receive Buffer (UxRXB)                    | 102 |
| Receive Buffer Overrun Error (OERR Bit)   | 102 |
| Receive Interrupt                         | 102 |
| Receiving Data                            | 102 |
| Receiving in 8-bit or 9-bit Data Mode     | 102 |
| Reception Error Handling                  | 102 |
| Transmit Break                            | 102 |
| Transmit Buffer (UxTXB)                   | 101 |
| Transmit Interrupt                        | 102 |
| Transmitting Data                         | 101 |
| Transmitting in 8-bit Data Mode           | 101 |
| Transmitting in 9-bit Data Mode           | 101 |
| UART1 Register Map                        | 105 |
| UART2 Register Map                        | 105 |
| UART Operation                            |     |
| Idle Mode                                 | 104 |
| Sleep Mode                                | 104 |
|   |     |