

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 30 MIPs |
| Connectivity | CANbus, I ² C, SPI, UART/USART |
| Peripherals | AC'97, Brown-out Detect/Reset, I ² S, LVD, POR, PWM, WDT |
| Number of I/O | 52 |
| Program Memory Size | 66KB (22K x 24) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | A/D 16x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic30f5011t-30i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CMOS Technology:

- Low-power, high-speed Flash technology
- Wide operating voltage range (2.5V to 5.5V)
- Industrial and Extended temperature ranges
- Low power consumption

TABLE 1: dsPIC30F5011/5013 CONTROLLER FAMILY

| . . | i | Progr | am Memory | SRAM | EEPROM | Timer | Input | Output | Codec | A/D12-bit | RT | Ы | TΜ | z |
|--------------|------|-------|--------------|-------|--------|--------|-------|--------|-------------------------|-----------|-----|----|-----|-----|
| Device | Pins | Bytes | Instructions | Bytes | Bytes | 16-bit | Сар | PWM | Interface | 200 ksps | NAI | SF | l²C | C A |
| dsPIC30F5011 | 64 | 66K | 22K | 4096 | 1024 | 5 | 8 | 8 | AC'97, I ² S | 16 ch | 2 | 2 | 1 | 2 |
| dsPIC30F5013 | 80 | 66K | 22K | 4096 | 1024 | 5 | 8 | 8 | AC'97, I ² S | 16 ch | 2 | 2 | 1 | 2 |

Table of Contents

| 2.0 CPU Architecture Overview. 14 3.0 Memory Organization 22 4.0 Interrupts. 33 5.0 Address Generator Units. 44 6.0 Flash Program Memory. 44 7.0 Data EEPROM Memory 55 8.0 I/O Ports. 55 9.0 Timert Module 66 10.0 Timer2/3 Module 67 11.0 Timer4/5 Module 67 12.0 Input Capture Module 77 12.0 Input Compare Module 77 13.0 Output Compare Module 77 14.0 SPI™ Module 87 15.0 I2C ™ Module 97 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 17.0 CAN Module 100 18.0 Data Converter Interface (DCI) Module 100 18.0 Data Converter Interface (DCI) Module 122 19.0 System Integration 135 19.1 | 1.0 | Device Overview | 9 |
|---|-------|---|-------|
| 3.0 Memory Organization 22 4.0 Interrupts 33 5.0 Address Generator Units 44 6.0 Flash Program Memory 44 7.0 Data EEPROM Memory 55 8.0 I/O Ports 55 9.0 Timer1 Module 65 10.0 Timer2/3 Module 65 11.0 Timer4/5 Module 67 12.0 Input Capture Module 77 13.0 Output Compare Module 77 14.0 SPI™ Module 87 15.0 I2C™ Module 87 15.0 I2C™ Module 87 15.0 I2C™ Module 99 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 17.0 CAN Module 107 18.0 Data Converter Interface (DCI) Module 107 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 133 21.0 Instruction Set Summary 15 22.0 Development Support 155 | 2.0 | CPU Architecture Overview | 15 |
| 4.0 Interrupts 33 5.0 Address Generator Units 44 6.0 Flash Program Memory 45 7.0 Data EEPROM Memory 55 8.0 I/O Ports 55 9.0 Timer1 Module 66 10.0 Timer2/3 Module 67 11.0 Timer4/5 Module 67 12.0 Input Capture Module 67 13.0 Output Compare Module 77 13.0 Output Compare Module 87 15.0 I2C™ Module 87 15.0 I2C™ Module 97 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 97 17.0 CAN Module 97 18.0 Data Converter Interface (DCI) Module 107 18.0 Data Converter (ADC) Module 107 19.0 12-bit Analog-to-Digital Converter (ADC) Module 123 10.1 Instruction Set Summary 155 12.0 Development Support. 156 23.0 Electrical Characteristics 162 24.0 Packagi | 3.0 | Memory Organization | 23 |
| 5.0 Address Generator Units | 4.0 | Interrupts | 35 |
| 6.0 Flash Program Memory | 5.0 | Address Generator Units | 41 |
| 7.0 Data EEPROM Memory 53 8.0 I/O Ports 55 9.0 Timer1 Module 65 10.0 Timer2/3 Module 65 11.0 Timer4/5 Module 67 12.0 Input Capture Module 77 13.0 Output Compare Module 77 13.0 Output Compare Module 87 14.0 SPI™ Module 87 15.0 I2C™ Module 97 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 97 18.0 Data Converter Interface (DCI) Module 107 19.0 12-bit Analog-to-Digital Converter (ADC) Module 117 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 137 21.0 Instruction Set Summary 155 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 201 202 The Microchip Web Site 204 204 The Microchip Web Site 204 204 <td>6.0</td> <td>Flash Program Memory</td> <td> 47</td> | 6.0 | Flash Program Memory | 47 |
| 8.0 I/O Ports 55 9.0 Timer1 Module 65 10.0 Timer2/3 Module 65 11.0 Timer4/5 Module 75 12.0 Input Capture Module 77 13.0 Output Compare Module 87 14.0 SPI™ Module 87 15.0 I2C™ Module 87 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 17.0 CAN Module 90 18.0 Data Converter Interface (DCI) Module 107 18.0 Data Converter (ADC) Module 107 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 137 21.0 Instruction Set Summary 157 22.0 Development Support 156 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 19.4 Packaging Information 200 20.1 Index 200 21.0 Instruction Set Summary 201 21.0 Ind | 7.0 | Data EEPROM Memory | 53 |
| 9.0 Timer1 Module 65 10.0 Timer2/3 Module 65 11.0 Timer4/5 Module 77 12.0 Input Capture Module 77 13.0 Output Compare Module 71 14.0 SPI™ Module 87 15.0 I2C™ Module 87 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 17.0 CAN Module 107 18.0 Data Converter Interface (DCI) Module 107 18.0 Data Converter Interface (DCI) Module 112 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 137 21.0 Instruction Set Summary 135 22.0 Development Support 156 23.0 Electrical Characteristics 166 24.0 Packaging Information 203 19.1 Instruction Set Summary 155 23.0 Electrical Characteristics 166 24.0 Packaging Informa | 8.0 | I/O Ports | 57 |
| 10.0 Timer2/3 Module 65 11.0 Timer4/5 Module 75 12.0 Input Capture Module 77 13.0 Output Compare Module 87 14.0 SPI™ Module 87 15.0 I2C™ Module 87 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 17.0 CAN Module 99 18.0 Data Converter Interface (DCI) Module 107 18.0 Data Converter (ADC) Module 117 19.0 12-bit Analog-to-Digital Converter (ADC) Module 122 20.0 System Integration 133 21.0 Instruction Set Summary 155 23.0 Electrical Characteristics 166 24.0 Packaging Information 203 Index 204 204 The Microchip Web Site 204 Customer Change Notification Service 215 Customer Change Notification Service < | 9.0 | Timer1 Module | 63 |
| 11.0 Timer4/5 Module 77 12.0 Input Capture Module 77 13.0 Output Compare Module 77 13.0 Output Compare Module 87 14.0 SPI™ Module 87 15.0 I2C™ Module 97 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 17.0 CAN Module 99 18.0 Data Converter Interface (DCI) Module 107 18.0 Data Converter (ADC) Module 117 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 137 21.0 Instruction Set Summary 155 22.0 Development Support 156 23.0 Electrical Characteristics 166 24.0 Packaging Information 203 Index 204 204 Customer Change Notification Service 215 Customer Change Notification Service 216 | 10.0 | Timer2/3 Module | 67 |
| 12.0 Input Capture Module 71 13.0 Output Compare Module 81 14.0 SPI™ Module 81 15.0 I2C™ Module 91 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 92 17.0 CAN Module 107 18.0 Data Converter Interface (DCI) Module 107 19.0 12-bit Analog-to-Digital Converter (ADC) Module 117 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 137 21.0 Instruction Set Summary 155 22.0 Development Support 155 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 201 Customer Change Notification Service 215 Customer Change Notification Service 215 | 11.0 | Timer4/5 Module | 73 |
| 13.0 Output Compare Module 8 14.0 SPI™ Module 8 15.0 I2C™ Module 9 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 9 17.0 CAN Module 107 18.0 Data Converter Interface (DCI) Module 107 19.0 12-bit Analog-to-Digital Converter (ADC) Module 117 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 133 21.0 Instruction Set Summary 155 22.0 Development Support 155 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 201 Customer Change Notification Service 215 Customer Change Notification Service 215 | 12.0 | Input Capture Module | 77 |
| 14.0 SPI [™] Module 85 15.0 I2C [™] Module 97 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 95 17.0 CAN Module 107 18.0 Data Converter Interface (DCI) Module 107 19.0 12-bit Analog-to-Digital Converter (ADC) Module 117 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 133 21.0 Instruction Set Summary 155 22.0 Development Support 155 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 201 Index 205 205 Customer Change Notification Service 215 Customer Change Notification Service 215 | 13.0 | Output Compare Module | 81 |
| 15.0 I2C [™] Module 9' 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 9' 17.0 CAN Module 10' 18.0 Data Converter Interface (DCI) Module 10' 19.0 12-bit Analog-to-Digital Converter (ADC) Module 11' 19.0 12-bit Analog-to-Digital Converter (ADC) Module 12' 20.0 System Integration 13' 21.0 Instruction Set Summary 15' 22.0 Development Support 15' 23.0 Electrical Characteristics 16' 24.0 Packaging Information 20' Index 20' 20' Customer Change Notification Service 21' Customer Change Consert 21' | 14.0 | SPI™ Module | 87 |
| 16.0 Universal Asynchronous Receiver Transmitter (UART) Module 99 17.0 CAN Module 107 18.0 Data Converter Interface (DCI) Module 117 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 137 21.0 Instruction Set Summary 157 22.0 Development Support 156 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 201 Customer Change Notification Service 215 Customer Change Notification Service 215 | 15.0 | I2C™ Module | 91 |
| 17.0 CAN Module 101 18.0 Data Converter Interface (DCI) Module 111 19.0 12-bit Analog-to-Digital Converter (ADC) Module 121 20.0 System Integration 137 21.0 Instruction Set Summary 155 22.0 Development Support 155 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 200 Customer Change Notification Service 215 Customer Change Consert 215 | 16.0 | Universal Asynchronous Receiver Transmitter (UART) Module | 99 |
| 18.0 Data Converter Interface (DCI) Module 111 19.0 12-bit Analog-to-Digital Converter (ADC) Module 121 20.0 System Integration 131 21.0 Instruction Set Summary 152 22.0 Development Support 155 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 201 Customer Change Notification Service 215 Customer Change Customer Support 215 | 17.0 | CAN Module | 107 |
| 19.0 12-bit Analog-to-Digital Converter (ADC) Module 127 20.0 System Integration 137 21.0 Instruction Set Summary 157 22.0 Development Support 156 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 200 The Microchip Web Site 201 Customer Change Notification Service 215 Customer Change Current 215 | 18.0 | Data Converter Interface (DCI) Module | 117 |
| 20.0 System Integration 131 21.0 Instruction Set Summary 152 22.0 Development Support 156 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 200 The Microchip Web Site 201 Customer Change Notification Service 215 Customer Change Current 202 | 19.0 | 12-bit Analog-to-Digital Converter (ADC) Module | 127 |
| 21.0 Instruction Set Summary 15 22.0 Development Support. 156 23.0 Electrical Characteristics 166 24.0 Packaging Information 200 Index 200 200 The Microchip Web Site 201 Customer Change Notification Service 215 Customer Change Conserved 215 | 20.0 | System Integration | 137 |
| 22.0 Development Support | 21.0 | Instruction Set Summary | 151 |
| 23.0 Electrical Characteristics 163 24.0 Packaging Information 203 Index 209 209 The Microchip Web Site 215 Customer Change Notification Service 215 Customer Change Notification Service 215 | 22.0 | Development Support | 159 |
| 24.0 Packaging Information 200 Index 200 The Microchip Web Site 216 Customer Change Notification Service 216 Customer Change Notification Service 216 | 23.0 | Electrical Characteristics | 163 |
| Index | 24.0 | Packaging Information | 203 |
| The Microchip Web Site | Index | | 209 |
| Customer Change Notification Service | The N | /icrochip Web Site | 215 |
| Customer Support | Custo | mer Change Notification Service | 215 |
| | Custo | mer Support | 215 |
| Reader Response | Read | er Response | 216 |
| Product Identification System | Produ | ict Identification System | . 217 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

3.0 MEMORY ORGANIZATION

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "*dsPIC30F Family Reference Manual*" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

3.1 Program Address Space

The program address space is 4M instruction words. It is addressable by a 24-bit value from either the 23-bit PC, table instruction Effective Address (EA), or data space EA, when program space is mapped into data space as defined by Table 3-1. Note that the program space address is incremented by two between successive program words in order to provide compatibility with data space addressing.

User program space access is restricted to the lower 4M instruction word address range (0x000000 to 0x7FFFFE) for all accesses other than ${\tt TBLRD/TBLWT}$, which use TBLPAG<7> to determine user or configuration space access. In Table 3-1, Program Space Address Construction, bit 23 allows access to the Device ID, the User ID and the Configuration bits. Otherwise, bit 23 is always clear.

FIGURE 3-1:

PROGRAM SPACE MEMORY MAP



3.1.1 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

This architecture fetches 24-bit wide program memory. Consequently, instructions are always aligned. However, as the architecture is modified Harvard, data can also be present in program space.

There are two methods by which program space can be accessed: via special table instructions, or through the remapping of a 16K word program space page into the upper half of data space (see Section 3.1.2 "Data Access from Program Memory Using Program Space Visibility"). The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the least significant word of any address within program space, without going through data space. The TBLRDH and TBLWTH instructions are the only method whereby the upper 8 bits of a program space word can be accessed as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the Most Significant data Byte.

Figure 3-2 shows how the EA is created for table operations and data space accesses (PSV = 1). Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word. A set of table instructions are provided to move byte or word sized data to and from program space.

 TBLRDL: Table Read Low Word: Read the lsw of the program address; P<15:0> maps to D<15:0>. Byte: Read one of the LSBs of the program address; P<7:0> maps to the destination byte when byte select = 0;

P<15:8> maps to the destination byte when byte select = 1.

- TBLWTL: Table Write Low (refer to Section 6.0 "Flash Program Memory" for details on Flash Programming)
- TBLRDH: Table Read High Word: Read the most significant word of the program address; P<23:16> maps to D<7:0>; D<15:8> will always be = 0. Byte: Read one of the MSBs of the program address; P<23:16> maps to the destination byte when

P<23:16> maps to the destination byte when byte select = 0;

The destination byte will always be = 0 when byte select = 1.

 TBLWTH: Table Write High (refer to Section 6.0 "Flash Program Memory" for details on Flash Programming)



FIGURE 3-3: PROGRAM DATA TABLE ACCESS (LEAST SIGNIFICANT WORD)

Address Error Trap:

This trap is initiated when any of the following circumstances occurs:

- · A misaligned data word access is attempted
- A data fetch from an unimplemented data memory location is attempted
- A data access of an unimplemented program memory location is attempted
- An instruction fetch from vector space is attempted

Note: In the MAC class of instructions, wherein the data space is split into X and Y data space, unimplemented X space includes all of Y space, and unimplemented Y space includes all of X space.

- Execution of a "BRA #literal" instruction or a "GOTO #literal" instruction, where literal is an unimplemented program memory address
- Executing instructions after modifying the PC to point to unimplemented program memory addresses. The PC may be modified by loading a value into the stack and executing a RETURN instruction.

Stack Error Trap:

This trap is initiated under the following conditions:

- The Stack Pointer is loaded with a value that is greater than the (user programmable) limit value written into the SPLIM register (stack overflow)
- The Stack Pointer is loaded with a value that is less than 0x0800 (simple stack underflow)

Oscillator Fail Trap:

This trap is initiated if the external oscillator fails and operation becomes reliant on an internal RC backup.

4.3.2 HARD AND SOFT TRAPS

It is possible that multiple traps can become active within the same cycle (e.g., a misaligned word stack write to an overflowed address). In such a case, the fixed priority shown in Figure 4-2 is implemented, which may require the user to check if other traps are pending, in order to completely correct the fault.

'Soft' traps include exceptions of priority level 8 through level 11, inclusive. The arithmetic error trap (level 11) falls into this category of traps.

'Hard' traps include exceptions of priority level 12 through level 15, inclusive. The address error (level 12), stack error (level 13) and oscillator error (level 14) traps fall into this category.

Each hard trap that occurs must be acknowledged before code execution of any type may continue. If a lower priority hard trap occurs while a higher priority trap is pending, acknowledged, or is being processed, a hard trap conflict will occur.

The device is automatically Reset in a hard trap conflict condition. The TRAPR Status bit (RCON<15>) is set when the Reset occurs, so that the condition may be detected in software.

FIGURE 4-1: TRAP VECTORS



5.2.3 MODULO ADDRESSING APPLICABILITY

Modulo addressing can be applied to the Effective Address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers), and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (e.g., [W7 + W2]) is used, modulo address correction is performed but the contents of the register remain unchanged.

5.3 Bit-Reversed Addressing

Bit-reversed addressing is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

5.3.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-reversed addressing is enabled when:

- 1. BWM (W register selection) in the MODCON register is any value other than '15' (the stack cannot be accessed using bit-reversed addressing) **and**
- 2. the BREN bit is set in the XBREV register **and**
- 3. the addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, then the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the bit-reversed address modifier or 'pivot point' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

| Note: | All bit-reversed EA calculations assume |
|-------|---|
| | word sized data (LSb of every EA is |
| | always clear). The XB value is scaled |
| | accordingly to generate compatible (byte) |
| | addresses. |

When enabled, bit-reversed addressing will only be executed for register indirect with pre-increment or post-increment addressing and word sized data writes. It will not function for any other addressing mode or for byte sized data, and normal addresses will be generated instead. When bit-reversed addressing is active, the W address pointer will always be added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode will be ignored. In addition, as word sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo addressing and bit-reversed addressing should not be enabled together. In the event that the user attempts to do this, bit-reversed addressing will assume priority when active for the X WAGU, and X WAGU modulo addressing will be disabled. However, modulo addressing will continue to function in the X RAGU.

If bit-reversed addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.



FIGURE 5-2: BIT-REVERSED ADDRESS EXAMPLE

7.2 Erasing Data EEPROM

7.2.1 ERASING A BLOCK OF DATA EEPROM

In order to erase a block of data EEPROM, the NVMADRU and NVMADR registers must initially point to the block of memory to be erased. Configure NVMCON for erasing a block of data EEPROM, and set the ERASE and WREN bits in the NVMCON register. Setting the WR bit initiates the erase as shown in Example 7-2.

EXAMPLE 7-2: DATA EEPROM BLOCK ERASE

```
; Select data EEPROM block, ERASE, WREN bits
   MOV
           #0x4045,W0
   MOV
           W0 NVMCON
                                     ; Initialize NVMCON SFR
; Start erase cycle by setting WR after writing key sequence
                                    ; Block all interrupts with priority <7 for
   DISI
          #5
                                     ; next 5 instructions
   MOV
           #0x55,W0
          W0 NVMKEY
   MOV
                                    ; Write the 0x55 key
   MOV
          #0xAA,W1
                                    ;
   MOV
          W1 NVMKEY
                                    ; Write the OxAA key
   BSET
          NVMCON, #WR
                                    ; Initiate erase sequence
   NOP
   NOP
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
```

7.2.2 ERASING A WORD OF DATA EEPROM

The NVMADRU and NVMADR registers must point to the block. Select erase a block of data Flash, and set the ERASE and WREN bits in the NVMCON register. Setting the WR bit initiates the erase, as shown in Example 7-3.

EXAMPLE 7-3: DATA EEPROM WORD ERASE

```
; Select data EEPROM word, ERASE, WREN bits
          #0x4044,W0
   MOV
   MOV
          W0 NVMCON
; Start erase cycle by setting WR after writing key sequence
   DIST
         #5
                                        ; Block all interrupts with priority <7 for
                                        ; next 5 instructions
          #0x55,W0
   MOV
                                        ;
   MOV
          W0 NVMKEY
                                        ; Write the 0x55 key
   MOV
          #0xAA,W1
   MOV
          W1 NVMKEY
                                        ; Write the OxAA key
   BSET
          NVMCON, #WR
                                        ; Initiate erase sequence
   NOP
   NOP
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
```

8.0 I/O PORTS

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared between the peripherals and the parallel I/O ports.

All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

8.1 Parallel I/O (PIO) Ports

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read but the output driver for the parallel port bit will be disabled. If a peripheral is enabled but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with the operation of the port pin. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch (LATx). Reads from the port (PORTx), read the port pins and writes to the port pins, write the latch (LATx). Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

The format of the registers for PORTA are shown in Table 8-1.

The TRISA (Data Direction Control) register controls the direction of the RA<7:0> pins, as well as the INTx pins and the VREF pins. The LATA register supplies data to the outputs and is readable/writable. Reading the PORTA register yields the state of the input pins, while writing the PORTA register modifies the contents of the LATA register.

A parallel I/O (PIO) port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pad cell. Figure 8-2 shows how ports are shared with other peripherals and the associated I/O cell (pad) to which they are connected. Table 8-2 through Table 8-9 show the formats of the registers for the shared ports, PORTB through PORTG.

Note: The actual bits in use vary between devices.



© 2011 Microchip Technology Inc.

dsPIC30F5011/5013

NOTES:

14.3 Slave Select Synchronization

The SSx pin allows a Synchronous Slave mode. The SPI must be configured in SPI Slave mode with SSx pin control enabled (SSEN = 1). When the SSx pin is low, transmission and reception are enabled and the SDOx pin is driven. When SSx pin goes high, the SDOx pin is no longer driven. Also, the SPI module is resynchronized, and all counters/control circuitry are reset. Therefore, when the SSx pin is asserted low again, transmission/reception will begin at the MSb even if SSx had been de-asserted in the middle of a transmit/receive.

14.4 SPI Operation During CPU Sleep Mode

During Sleep mode, the SPI module is shutdown. If the CPU enters Sleep mode while an SPI transaction is in progress, then the transmission and reception is aborted.

The transmitter and receiver will stop in Sleep mode. However, register contents are not affected by entering or exiting Sleep mode.

14.5 SPI Operation During CPU Idle Mode

When the device enters Idle mode, all clock sources remain functional. The SPISIDL bit (SPIxSTAT<13>) selects if the SPI module will stop or continue on Idle. If SPISIDL = 0, the module will continue to operate when the CPU enters Idle mode. If SPISIDL = 1, the module will stop when the CPU enters Idle mode.

I²C REGISTER MAP⁽¹⁾ **TABLE 15-2**:

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State | |
|----------------|-------|--------------|-----------|----------------|--------|--------|--------|--------|-------|-------|-------|-----------|------------|---------|-------|-------|-------|---------------------|--|
| 12CRCV | 0200 | Ι | Ι | Ι | | 1 | | 1 | | | | | Receive R | egister | | | | 0000 0000 0000 0000 | |
| I2CTRN | 0202 | Ι | | I | Ι | I | | I | I | | | | Transmit R | egister | | | | 0000 0000 1111 1111 | |
| 12CBRG | 0204 | Ι | | I | Ι | I | | | | | | Baud R | ate Genera | ator | | | | 0000 0000 0000 0000 | |
| I2CCON | 0206 | I2CEN | | I2CSIDL | SCLREL | IPMIEN | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 0001 0000 0000 0000 | |
| I2CSTAT | 0208 | ACKSTAT | TRSTAT | Ι | Ι | Ι | BCL | GCSTAT | ADD10 | IWCOL | I2COV | D_A | ٩ | s | R_W | RBF | TBF | 0000 0000 0000 0000 | |
| 12CADD | 020A | Ι | Ι | Ι | Ι | Ι | | | | | , | Address R | egister | | | | | 0000 0000 0000 0000 | |
| - 00000 | I | implementee | , 00 0002 | ,0 | | | | | | | | | | | | | | | |

 — = unimplemented, read as '0'
 Refer to "dsPIC30F Family Reference Manual" (DS70046) for descriptions of register bit fields.
 Legend: Note 1:

18.0 DATA CONVERTER INTERFACE (DCI) MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

18.1 Module Introduction

The dsPIC30F Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (codecs), A/D converters and D/A converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- AC-Link Compliant mode

The DCI module provides the following general features:

- Programmable word size up to 16 bits
- Support for up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead

18.2 Module I/O Pins

There are four I/O pins associated with the module. When enabled, the module controls the data direction of each of the four pins.

18.2.1 CSCK PIN

The CSCK pin provides the serial clock for the DCI module. The CSCK pin may be configured as an input or output using the CSCKD control bit in the DCICON2 SFR. When configured as an output, the serial clock is provided by the dsPIC30F. When configured as an input, the serial clock must be provided by an external device.

18.2.2 CSDO PIN

The serial data output (CSDO) pin is configured as an output only pin when the module is enabled. The CSDO pin drives the serial bus whenever data is to be transmitted. The CSDO pin is tri-stated or driven to '0' during CSCK periods when data is not transmitted, depending on the state of the CSDOM control bit. This allows other devices to place data on the serial bus during transmission periods not used by the DCI module.

18.2.3 CSDI PIN

The serial data input (CSDI) pin is configured as an input only pin when the module is enabled.

18.2.3.1 COFS PIN

The codec frame synchronization (COFS) pin is used to synchronize data transfers that occur on the CSDO and CSDI pins. The COFS pin may be configured as an input or an output. The data direction for the COFS pin is determined by the COFSD control bit in the DCICON1 register.

The DCI module accesses the shadow registers while the CPU is in the process of accessing the memory mapped buffer registers.

18.2.4 BUFFER DATA ALIGNMENT

Data values are always stored left justified in the buffers since most codec data is represented as a signed 2's complement fractional number. If the received word length is less than 16 bits, the unused LSbs in the receive buffer registers are set to '0' by the module. If the transmitted word length is less than 16 bits, the unused LSbs in the transmit buffer register are ignored by the module. The word length setup is described in subsequent sections of this document.

18.2.5 TRANSMIT/RECEIVE SHIFT REGISTER

The DCI module has a 16-bit shift register for shifting serial data in and out of the module. Data is shifted in/ out of the shift register MSb first, since audio PCM data is transmitted in signed 2's complement format.

18.2.6 DCI BUFFER CONTROL

The DCI module contains a buffer control unit for transferring data between the shadow buffer memory and the serial shift register. The buffer control unit is a simple 2-bit address counter that points to word locations in the shadow buffer memory. For the receive memory space (high address portion of DCI buffer memory), the address counter is concatenated with a '0' in the MSb location to form a 3-bit address. For the transmit memory space (high portion of DCI buffer memory), the address counter is concatenated with a '1' in the MSb location.

Note: The DCI buffer control unit always accesses the same relative location in the transmit and receive buffers, so only one address counter is provided.

20.0 SYSTEM INTEGRATION

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

Several system integration features maximize system reliability, minimize cost through elimination of external components, provide Power-Saving Operating modes and offer code protection:

- Oscillator Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Programmable Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- Low-Voltage Detect
- Power-Saving Modes (Sleep and Idle)
- Code Protection
- · Unit ID Locations
- In-Circuit Serial Programming (ICSP)

dsPIC30F devices have a Watchdog Timer that is permanently enabled via the Configuration bits or can be software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a delay on power-up only to keep the part in Reset while the power supply stabilizes. With these two timers on chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low-current Power-down mode. The user application can wake-up from Sleep through external Reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit a wide variety of applications. In Idle mode, the clock sources are still active but the CPU is shut-off. The RC oscillator option saves system cost while the LP crystal option saves power.

20.1 Oscillator System Overview

The dsPIC30F oscillator system has the following features:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to boost internal operating frequency
- A clock switching mechanism between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- · Oscillator Control register (OSCCON)
- · Configuration bits for main oscillator selection

Configuration bits determine the clock source upon Power-on Reset (POR) and Brown-out Reset (BOR). Thereafter, the clock source can be changed between permissible clock sources. The OSCCON register controls the clock switching and reflects system clock related status bits.

Table 20-1 provides a summary of the dsPIC30F Oscillator operating modes. A simplified diagram of the oscillator system is shown in Figure 20-1.

20.3.1.1 POR with Long Crystal Start-up Time (with FSCM Enabled)

The oscillator start-up circuitry is not linked to the POR circuitry. Some crystal circuits (especially low frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after the POR timer and the PWRT have expired:

- · The oscillator circuit has not begun to oscillate
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used)
- The PLL has not achieved a LOCK (if PLL is used)

If the FSCM is enabled and one of the above conditions is true, then a clock failure trap will occur. The device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the trap ISR.

20.3.1.2 Operating without FSCM and PWRT

If the FSCM is disabled and the Power-up Timer (PWRT) is also disabled, then the device will exit rapidly from Reset on power-up. If the clock source is FRC, LPRC, EXTRC or EC, it will be active immediately.

If the FSCM is disabled and the system clock has not started, the device will be in a frozen state at the Reset vector until the system clock starts. From the user's perspective, the device will appear to be in Reset until a system clock is available.

20.3.2 BOR: PROGRAMMABLE BROWN-OUT RESET

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

The BOR module allows selection of one of the following voltage trip points (see Table 23-11):

- 2.6V-2.71V
- 4.1V-4.4V
- 4.58V-4.73V

Note: The BOR voltage trip points indicated here are nominal values provided for design guidance only. Refer to the Electrical Specifications in the specific device data sheet for BOR voltage limit specifications. A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source based on the device Configuration bit values (FOS<1:0> and FPR<3:0>). Furthermore, if an Oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the POR time-out (TPOR) and the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 μ s is applied. The total delay in this case is (TPOR + TFSCM).

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit, if enabled, will continue to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

FIGURE 20-6: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



Note: Dedicated supervisory devices, such as the MCP1XX and MCP8XX, may also be used as an external Power-on Reset circuit.

21.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046). For more information on the device instruction set and programming, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

The dsPIC30F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from PIC MCU instruction sets.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode which specifies the instruction type, and one or more operands which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- Control operations

Table 21-1 shows the general symbols used in describing the instructions.

The dsPIC30F instruction set summary in Table 21-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The ${\tt MAC}$ class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- · The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication, and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

22.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

22.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

22.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

TABLE 23-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

| AC CHARACTERISTICS | | | | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | | | |
|--------------------|-------------------------|---|-------------------|--|-------------------|----------------|--|--|--|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Тур ⁽²⁾ | Мах | Units | Conditions | | | |
| SY10 | TmcL | MCLR Pulse Width (low) | 2 | _ | | μs | -40°C to +85°C | | | |
| SY11 | TPWRT | Power-up Timer Period | 2 8 32 | 4 16 64 | 6 24 96 | ms | -40°C to +85°C, VDD = 5V User programmable | | | |
| SY12 | TPOR | Power-on Reset Delay | 3 | 10 | 30 | μs | -40°C to +85°C | | | |
| SY13 | Tioz | I/O High-impedance from MCLR Low or Watchdog Timer Reset | | 0.8 | 1.0 | μs | | | | |
| SY20 | Twdt1 Twdt2 Twdt3 | Watchdog Timer Time-out Period (No Prescaler) | 0.6 0.8 1.0 | 2.0 2.0 2.0 | 3.4 3.2 3.0 | ms ms ms | VDD = 2.5V VDD = 3.3V, ±10% VDD = 5V, ±10% | | | |
| SY25 | TBOR | Brown-out Reset Pulse Width ⁽³⁾ | 100 | — | — | μs | VDD ≤VBOR (D034) | | | |
| SY30 | Tost | Oscillation Start-up Timer Period | | 1024 Tosc | _ | _ | Tosc = OSC1 period | | | |
| SY35 | TFSCM | Fail-Safe Clock Monitor Delay | | 500 | 900 | μs | -40°C to +85°C | | | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

3: Refer to Figure 23-2 and Table 23-11 for BOR.

dsPIC30F5011/5013

FIGURE 23-10: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



TABLE 23-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

| АС СНА | RACTER | ISTICS | Standar (unless Operatir | Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | | | |
|--------------|--------|-------------------------------|---------------------------------------|--|-----|-------|--------------------|--|--|--|
| Param No. | Symbol | Characteristic ⁽¹⁾ | Min | Тур ⁽²⁾ | Мах | Units | Conditions | | | |
| OC10 | TccF | OCx Output Fall Time | _ | — | | ns | See Parameter DO32 | | | |
| OC11 | TccR | OCx Output Rise Time | | — | - | ns | See Parameter DO31 | | | |

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

24.0 PACKAGING INFORMATION

24.1 Package Marking Information



| Legend | : XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. |
|--------|--|--|
| Note: | In the even be carried characters | nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information. |

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

