



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 20 MIPS   |
| Connectivity               | CANbus, I <sup>2</sup> C, SPI, UART/USART                                     |
| Peripherals                | AC'97, Brown-out Detect/Reset, I2S, LVD, POR, PWM, WDT                        |
| Number of I/O              | 68  |
| Program Memory Size        | 66KB (22K x 24)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 1K x 8  |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V   |
| Data Converters            | A/D 16x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 80-TQFP   |
| Supplier Device Package    | 80-TQFP (12x12)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic30f5013-20i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 1-2: dsPIC30F5013 BLOCK DIAGRAM CN22/RA6 Y Data Bus CN23/RA7 X Data Bus VREF-/RA9 <u>/16</u> 16 VREF+/RA10 INT1/RA12 INT2/RA12 Interrupt Data Latch Data Latch PSV & Table Data Access Control Block Controlle Y Data X Data INT3/RA14 16 RAM RAM ·∏INT4/RA15 (2 Kbytes) (2 Kbytes) PORTA Address Address 24 Latch Latch PGD/EMUD/AN0/CN2/RB0 PGC/EMUC/AN1/CN3/RB1 16 17 16 16 AN2/SS1/LVDIN/CN4/RB2 X RAGU Y AGU AN3/CN5/RB3 PCÚ PCH PCL X WAGU AN4/CN6/RB4 Program Counter AN5/CN7/RB5 Loop Control Logic Address Latch AN6/OCFA/RB6 AN7/RB7 Program Memory (66 Kbytes) X AN8/RB8 AN9/RB9 AN9/RB9 AN10/RB10 Data EEPROM (1 Kbyte) Effective Address AN11/RB11 AN12/RB12 Data Latch 16 X AN13/RB13 AN14/RB14 ROM Latch AN15/OCFB/CN12/RB15 24 PORTB T2CK/RC1 ΙR T3CK/RC2 T4CK/RC3 16 16 T5CK/RC4 16 x 16 EMUD1/SOSCI/CN1/RC13 EMUC1/SOSCO/T1CK/CN0/RC14 W Reg Array Decode OSC2/CLKO/RC15 Instruction PORTC Decode & Control EMUC2/OC1/RD0 EMUD2/OC2/RD1 Control Signals V V V OC3/RD2 DSP OC4/RD3 Divide to Various Blocks Power-up Engine Unit OC5/CN13/RD4 OC6/CN14/RD5 Timer OC7/CN15/RD6 Timing Generation Oscillator OSC1/CLKI OC8/CN16/RD7 tart-up Time XIC1/RD8 ALU<16> IC2/RD9 POR/BOR IC3/RD10  $\boxtimes$ 16 16 IC4/RD11 Watchdog MCLR IC5/RD12 Timer IC6/CN19/RD13  $\times$ Low-Voltage IC7/CN20/RD14 VDD, VSS AVDD, AVSS Detect IC8/CN21/RD15 C1RX/RF0 Input Output CAN1  $I^2C^TM$ C1TX/RF1 12-bit ADC Capture Compare CAN2 U1RX/RF2 Module Module U1TX/RF3 U2RX/CN17/RF4 U2TX/CN18/RF5 EMUC3/SCK1/INT0/RF6 SDI1/RF7 SPI1. UART1, EMUD3/SDO1/RF8 DCI Timers PORTE C2RX/RG0 C2TX/RG1 SCL/RG2 SDA/RG3 SCK2/CN8/RG6 SDI2/CN9/RG7 SDO2/CN10/RG8 SS2/CN11/RG9 SSZ/CN1//RC CSDI/RG12 CSDO/RG13 CSCK/RG14 COFS/RG15

© 2011 Microchip Technology Inc.

PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-1:** 

| Pin Name       | Pin<br>Type | Buffer<br>Type | Description  |
|----------------|-------------|----------------|--|
| OSC1           | I           | ST/CMOS        | Oscillator crystal input. ST buffer when configured in RC mode;  |
|                |             |                | CMOS otherwise.  |
| OSC2           | I/O         |                | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. |
| PGD            | I/O         | ST             | In-Circuit Serial Programming™ data input/output pin.  |
| PGC            |             | ST             | In-Circuit Serial Programming clock input pin.   |
| RA6-RA7        | I/O         | ST             | PORTA is a bidirectional I/O port.   |
| RA9-RA10       | I/O         | ST             |  |
| RA12-RA15      | I/O         | ST             |  |
| RB0-RB15       | I/O         | ST             | PORTB is a bidirectional I/O port.   |
| RC1-RC4        | I/O         | ST             | PORTC is a bidirectional I/O port.   |
| RC13-RC15      | I/O         | ST             |  |
| RD0-RD15       | I/O         | ST             | PORTD is a bidirectional I/O port.   |
| RF0-RF8        | I/O         | ST             | PORTF is a bidirectional I/O port.   |
| RG0-RG3        | I/O         | ST             | PORTG is a bidirectional I/O port.   |
| RG6-RG9        | I/O         | ST             |  |
| RG12-RG15      | I/O         | ST             |  |
| SCK1           | I/O         | ST             | Synchronous serial clock input/output for SPI1.  |
| SDI1           | I           | ST             | SPI1 Data In.  |
| SDO1           | 0           | _              | SPI1 Data Out.   |
| SS1            | 10          | ST             | SPI1 Slave Synchronization.  |
| SCK2           | I/O         | ST             | Synchronous serial clock input/output for SPI2. SPI2 Data In.  |
| SDI2<br>SDO2   | 0           | ST             | SPI2 Data III.<br>SPI2 Data Out.   |
| SS2            | I           | ST             | SPI2 Slave Synchronization.  |
| SCL            | I/O         | ST             | Synchronous serial clock input/output for I <sup>2</sup> C™.   |
| SDA            | I/O         | ST             | Synchronous serial data input/output for I <sup>2</sup> C.   |
| SOSCO          | 0           | _              | 32 kHz low-power oscillator crystal output.  |
| SOSCI          | Ī           | ST/CMOS        | 32 kHz low-power oscillator crystal input. ST buffer when  |
|                |             |                | configured in RC mode; CMOS otherwise.   |
| T1CK           | ı           | ST             | Timer1 external clock input.   |
| T2CK           | I           | ST             | Timer2 external clock input.   |
| T3CK           | I           | ST             | Timer3 external clock input.   |
| T4CK           | ļ           | ST             | Timer4 external clock input.   |
| T5CK           | l           | ST             | Timer5 external clock input.   |
| U1RX           |             | ST             | UART1 Receive.   |
| U1TX           | 0           |                | UART1 Transmit.  |
| U1ARX<br>U1ATX | 1<br>0      | ST             | UART1 Alternate Receive. UART1 Alternate Transmit.   |
| U2RX           | )           | ST             | UART2 Receive.   |
| U2TX           | Ö           | _              | UART2 Transmit.  |
| VDD            | Р           | _              | Positive supply for logic and I/O pins.  |
| Vss            | Р           | _              | Ground reference for logic and I/O pins.   |
| VREF+          | 1           | Analog         | Analog Voltage Reference (High) input.   |
| VREF-          | l           | Analog         | Analog Voltage Reference (Low) input.  |
|                | •           | 1              | 1 3 3  |

**Legend:** CMOS = CMOS compatible input or output Analog = Analog input = Schmitt Trigger input with CMOS levels = Output ST 0

= Power = Input

The core does not support a multi-stage instruction pipeline. However, a single stage instruction prefetch mechanism is used, which accesses and partially decodes instructions a cycle ahead of execution, in order to maximize available execution time. Most instructions execute in a single cycle with certain exceptions.

The core features a vectored exception processing structure for traps and interrupts, with 62 independent vectors. The exceptions consist of up to 8 traps (of which 4 are reserved) and 54 interrupts. Each interrupt is prioritized based on a user assigned priority between 1 and 7 (1 being the lowest priority and 7 being the highest), in conjunction with a predetermined 'natural order'. Traps have fixed priorities ranging from 8 to 15.

#### 2.2 Programmer's Model

The programmer's model is shown in Figure 2-1 and consists of 16 x 16-bit working registers (W0 through W15), 2 x 40-bit accumulators (AccA and AccB), STATUS register (SR), Data Table Page register (TBLPAG), Program Space Visibility Page register (PSVPAG), DO and REPEAT registers (DOSTART, DOEND, DCOUNT and RCOUNT) and Program Counter (PC). The working registers can act as data, address or offset registers. All registers are memory mapped. W0 acts as the W register for file register addressing.

Some of these registers have a shadow register associated with each of them, as shown in Figure 2-1. The shadow register is used as a temporary holding register and can transfer its contents to or from its host register upon the occurrence of an event. None of the shadow registers are accessible directly. The following rules apply for transfer of registers into and out of shadows.

- PUSH.S and POP.S W0, W1, W2, W3, SR (DC, N, OV, Z and C bits only) are transferred.
- DO instruction DOSTART, DOEND, DCOUNT shadows are pushed on loop start, and popped on loop end.

When a byte operation is performed on a working register, only the Least Significant Byte (LSB) of the target register is affected. However, a benefit of memory mapped working registers is that both the Least and Most Significant Bytes (MSBs) can be manipulated through byte wide data memory space accesses.

#### 2.2.1 SOFTWARE STACK POINTER/ FRAME POINTER

The dsPIC® DSC devices contain a software stack. W15 is the dedicated software Stack Pointer (SP), and will be automatically modified by exception processing and subroutine calls and returns. However, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies the reading, writing and manipulation of the Stack Pointer (e.g., creating stack frames).

**Note:** In order to protect against misaligned stack accesses, W15<0> is always clear.

W15 is initialized to 0x0800 during a Reset. The user may reprogram the SP during initialization to any location within data space.

W14 has been dedicated as a Stack Frame Pointer as defined by the LNK and ULNK instructions. However, W14 can be referenced by any instruction in the same manner as all other W registers.

#### 2.2.2 STATUS REGISTER

The dsPIC DSC core has a 16-bit STATUS register (SR), the LSB of which is referred to as the SR Low byte (SRL) and the MSB as the SR High byte (SRH). See Figure 2-1 for SR layout.

SRL contains all the MCU ALU operation status flags (including the Z bit), as well as the CPU Interrupt Priority Level status bits, IPL<2:0> and the Repeat Active Status bit, RA. During exception processing, SRL is concatenated with the MSB of the PC to form a complete word value which is then stacked.

The upper byte of the STATUS register contains the DSP Adder/Subtracter status bits, the DO Loop Active bit (DA) and the Digit Carry (DC) Status bit.

#### 2.2.3 PROGRAM COUNTER

The program counter is 23 bits wide; bit 0 is always clear. Therefore, the PC can address up to 4M instruction words.

FIGURE 2-2: **DSP ENGINE BLOCK DIAGRAM** 40 40-bit Accumulator A 40 Round 40-bit Accumulator B Logic Saturate Carry/Borrow Out Adder Carry/Borrow In Negate 40 40 40 Barrel 16 Shifter 40 X Data Bus Sign-Extend 32 16 Zero Backfill 32 33 / 17-bit Multiplier/Scaler 16 \_16 To/From W Array

#### Address Error Trap:

This trap is initiated when any of the following circumstances occurs:

- · A misaligned data word access is attempted
- A data fetch from an unimplemented data memory location is attempted
- A data access of an unimplemented program memory location is attempted
- An instruction fetch from vector space is attempted

Note: In the MAC class of instructions, wherein the data space is split into X and Y data space, unimplemented X space includes all of Y space, and unimplemented Y space includes all of X space.

- Execution of a "BRA #literal" instruction or a "GOTO #literal" instruction, where literal is an unimplemented program memory address
- Executing instructions after modifying the PC to point to unimplemented program memory addresses. The PC may be modified by loading a value into the stack and executing a RETURN instruction.

#### Stack Error Trap:

This trap is initiated under the following conditions:

- The Stack Pointer is loaded with a value that is greater than the (user programmable) limit value written into the SPLIM register (stack overflow)
- The Stack Pointer is loaded with a value that is less than 0x0800 (simple stack underflow)

#### Oscillator Fail Trap:

This trap is initiated if the external oscillator fails and operation becomes reliant on an internal RC backup.

#### 4.3.2 HARD AND SOFT TRAPS

It is possible that multiple traps can become active within the same cycle (e.g., a misaligned word stack write to an overflowed address). In such a case, the fixed priority shown in Figure 4-2 is implemented, which may require the user to check if other traps are pending, in order to completely correct the fault.

'Soft' traps include exceptions of priority level 8 through level 11, inclusive. The arithmetic error trap (level 11) falls into this category of traps.

'Hard' traps include exceptions of priority level 12 through level 15, inclusive. The address error (level 12), stack error (level 13) and oscillator error (level 14) traps fall into this category.

Each hard trap that occurs must be acknowledged before code execution of any type may continue. If a lower priority hard trap occurs while a higher priority trap is pending, acknowledged, or is being processed, a hard trap conflict will occur.

The device is automatically Reset in a hard trap conflict condition. The TRAPR Status bit (RCON<15>) is set when the Reset occurs, so that the condition may be detected in software.

FIGURE 4-1: TRAP VECTORS




FIGURE 10-1: 32-BIT TIMER2/3 BLOCK DIAGRAM




TABLE 11-1: TIMER4/5 REGISTER MAP<sup>(1)</sup>

| SFR Name Addr. Bit 15 Bit 14 Bit 12 | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9    | Bit 8     | Bit 7             | Bit 6   | Bit 5      | Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset State         |
|-------------------------------------|-------|--------|--------|--------|--------|--------|--------|----------|-----------|-------------------|---|------------|--|-------|-------|-------|-------|---------------------|
| TMR4                                | 0114  |        |        |        |        |        |        |          | Time      | Timer 4 Register  | ter   |            |  |       |       |       |       | nnnn nnnn nnnn nnnn |
| TMR5HLD                             | 0116  |        |        |        |        |        | Time   | r 5 Hold | ing Regis | ter (for 32       | Timer 5 Holding Register (for 32-bit operations only) | ions only) |  |       |       |       | _     | nnnn nnnn nnnn      |
| TMR5                                | 0118  |        |        |        |        |        |        |          | Time      | Timer 5 Register  | ter   |            |  |       |       |       |       | nnnn nnnn nnnn nnnn |
| PR4                                 | 011A  |        |        |        |        |        |        |          | Peric     | Period Register 4 | ır 4  |            |  |       |       |       |       | 1111 1111 1111 1111 |
| PR5                                 | 011C  |        |        |        |        |        |        |          | Peric     | Period Register 5 | ır 5  |            |  |       |       |       |       | 1111 1111 1111 1111 |
| T4CON                               | 011E  | TON    | 1      | TSIDL  | _      | 1      | _      | ı        | 1         | 1                 | TGATE   | TCKPS1     | - TGATE TCKPS1 TCKPS0  | T45   | -     | TCS   | -     | 0000 0000 0000 0000 |
| TSCON                               | 0120  | TON    | 1      | TSIDL  | _      | -      | _      | ı        | 1         | 1                 | TGATE   | TCKPS1     | - TGATE TCKPS1 TCKPS0  | -     |       | TCS   | _     | 0000 0000 0000 0000 |
|                                     |       |        |        |        |        |        |        |          |           |                   |   |            |  |       |       |       |       |                     |

TABLE 13-1: OUTPUT COMPARE REGISTER MAP<sup>(1)</sup>

| SFR Name | Addr. | Bit 15                         | Bit 14    | . Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8            | Bit 7      | Bit 6                               | Bit 5  | Bit 4 | Bit 3  | Bit 2 | Bit 1 Bi | Bit 0 | Reset State         |
|----------|-------|--------------------------------|-----------|----------|--------|--------|--------|-------|------------------|------------|-------------------------------------|--------|-------|--------|-------|----------|-------|---------------------|
| OC1RS    | 0180  |                                |           |          |        |        |        | Out   | put Comp         | are 1 Seco | Output Compare 1 Secondary Register | jister |       |        |       |          |       | 0000 0000 0000 0000 |
| OC1R     | 0182  |                                |           |          |        |        |        | )     | <b>Dutput Co</b> | mpare 1 N  | Output Compare 1 Main Register      | er     |       |        |       |          |       | 0000 0000 0000 0000 |
| OC1CON   | 0184  | I                              | I         | OCSIDE   | 1      | I      | I      | 1     | I                | I          | I                                   | I      | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000 0000 0000 0000 |
| OC2RS    | 0186  |                                |           |          |        |        |        | Out   | put Comp         | are 2 Seco | Output Compare 2 Secondary Register | jister |       |        |       |          |       | 0000 0000 0000 0000 |
| OC2R     | 0188  |                                |           |          |        |        |        |       | <b>Dutput Co</b> | mpare 2 №  | Output Compare 2 Main Register      | er     |       |        |       |          |       | 0000 0000 0000 0000 |
| OCZCON   | 018A  | I                              | 1         | OCSIDE   | 1      | 1      | 1      | 1     | 1                | 1          | 1                                   | 1      | OCFLT | OCTSE  |       | OCM<2:0> |       | 0000 0000 0000 0000 |
| OC3RS    | 018C  |                                |           |          |        |        |        | Out   | put Comp         | are 3 Seco | Output Compare 3 Secondary Register | jister |       |        |       |          |       | 0000 0000 0000 0000 |
| OC3R     | 018E  |                                |           |          |        |        |        |       | Output Co        | mpare 3 №  | Output Compare 3 Main Register      | er     |       |        |       |          |       | 0000 0000 0000 0000 |
| OC3CON   | 0190  | 1                              | I         | OCSIDE   | 1      | I      | 1      | 1     | 1                | 1          | 1                                   | 1      | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000 0000 0000 0000 |
| OC4RS    | 0192  |                                |           |          |        |        |        | Out   | put Comp         | are 4 Seco | Output Compare 4 Secondary Register | jister |       |        |       |          |       | 0000 0000 0000 0000 |
| OC4R     | 0194  |                                |           |          |        |        |        |       | <b>Dutput Co</b> | mpare 4 N  | Output Compare 4 Main Register      | er     |       |        |       |          |       | 0000 0000 0000 0000 |
| OC4CON   | 0196  | I                              | 1         | OCSIDE   | 1      | 1      | 1      | 1     | 1                | 1          | 1                                   | 1      | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000 0000 0000 0000 |
| OC5RS    | 0198  |                                |           |          |        |        |        | Out   | put Comp         | are 5 Seco | Output Compare 5 Secondary Register | jister |       |        |       |          |       | 0000 0000 0000 0000 |
| OC5R     | 019A  |                                |           |          |        |        |        |       | Output Co        | mpare 5 №  | Output Compare 5 Main Register      | er     |       |        |       |          |       | 0000 0000 0000 0000 |
| OCSCON   | 019C  | 1                              | I         | OCSIDE   | 1      | 1      | 1      | 1     | 1                | 1          | 1                                   | 1      | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000 0000 0000 0000 |
| OCGRS    | 019E  |                                |           |          |        |        |        | Out   | put Comp         | are 6 Seco | Output Compare 6 Secondary Register | jister |       |        |       |          |       | 0000 0000 0000 0000 |
| OCGR     | 01A0  |                                |           |          |        |        |        |       | <b>Dutput Co</b> | mpare 6 N  | Output Compare 6 Main Register      | er     |       |        |       |          |       | 0000 0000 0000 0000 |
| OCECON   | 01A2  | I                              | I         | OCSIDE   | 1      | I      | I      | 1     | I                | I          | I                                   | I      | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000 0000 0000 0000 |
| OC7RS    | 01A4  |                                |           |          |        |        |        | Out   | put Comp         | are 7 Seco | Output Compare 7 Secondary Register | jister |       |        |       |          |       | 0000 0000 0000 0000 |
| OC7R     | 01A6  |                                |           |          |        |        |        |       | <b>Dutput Co</b> | mpare 7 №  | Output Compare 7 Main Register      | er     |       |        |       |          |       | 0000 0000 0000 0000 |
| OC7CON   | 01A8  | I                              | I         | OCSIDE   | 1      | I      | I      | 1     | I                | I          | I                                   | I      | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000 0000 0000 0000 |
| OC8RS    | 01AA  |                                |           |          |        |        |        | Out   | put Comp         | are 8 Seco | Output Compare 8 Secondary Register | jister |       |        |       |          |       | 0000 0000 0000 0000 |
| OC8R     | 01AC  |                                |           |          |        |        |        | )     | <b>Dutput Co</b> | mpare 8 N  | Output Compare 8 Main Register      | er     |       |        |       |          |       | 0000 0000 0000 0000 |
| OC8CON   | 01AE  | I                              | I         | OCSIDE   |        | I      |        | I     | 1                | 1          | 1                                   | -      | OCFLT | OCTSEL |       | OCM<2:0> |       | 0000 0000 0000 0000 |
| Legend:  | = nu  | — = unimplemented, read as '0' | nted, rea | d as '0' |        |        |        |       |                  |            |                                     |        |       |        |       |          |       |                     |

— = unimplemented, read as '0' Reference Manual' (DS70046) for descriptions of register bit fields.

#### 15.2 I<sup>2</sup>C Module Addresses

The I2CADD register contains the Slave mode addresses. The register is a 10-bit register.

If the A10M bit (I2CCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 LSbs of the I2CADD register.

If the A10M bit is '1', the address is assumed to be a 10-bit address. When an address is received, it will be compared with the binary value '11110 A9 A8' (where A9 and A8 are two Most Significant bits of I2CADD). If that value matches, the next address will be compared with the Least Significant 8 bits of I2CADD, as specified in the 10-bit addressing protocol.

TABLE 15-1: 7-BIT I<sup>2</sup>C™ SLAVE ADDRESSES SUPPORTED BY dsPIC30F

| 0x00      | General call address or start byte    |
|-----------|---------------------------------------|
| 0x01-0x03 | Reserved                              |
| 0x04-0x07 | Hs mode Master codes                  |
| 0x04-0x77 | Valid 7-bit addresses                 |
| 0x78-0x7b | Valid 10-bit addresses (lower 7 bits) |
| 0x7c-0x7f | Reserved                              |

### 15.3 I<sup>2</sup>C 7-bit Slave Mode Operation

Once enabled (I2CEN = 1), the slave module will wait for a Start bit to occur (i.e., the  $I^2C$  module is 'Idle'). Following the detection of a Start bit, 8 bits are shifted into I2CRSR and the address is compared against I2CADD. In 7-bit mode (A10M = 0), bits I2CADD<6:0> are compared against I2CRSR<7:1> and I2CRSR<0> is the R\_W bit. All incoming bits are sampled on the rising edge of SCL.

If an address match occurs, an Acknowledgement will be sent, and the slave event interrupt flag (SI2CIF) is set on the falling edge of the ninth (ACK) bit. The address match does not affect the contents of the I2CRCV buffer or the RBF bit.

#### 15.3.1 SLAVE TRANSMISSION

If the R\_W bit received is a '1', then the serial port will go into Transmit mode. It will send ACK on the ninth bit and then hold SCL to '0' until the CPU responds by writing to I2CTRN. SCL is released by setting the SCLREL bit, and 8 bits of data are shifted out. Data bits are shifted out on the falling edge of SCL, such that SDA is valid during SCL high. The interrupt pulse is sent on the falling edge of the ninth clock pulse, regardless of the status of the ACK received from the master.

#### 15.3.2 SLAVE RECEPTION

If the R\_W bit received is a '0' during an address match, then Receive mode is initiated. Incoming bits are sampled on the rising edge of SCL. After 8 bits are received, if I2CRCV is not full or I2COV is not set, I2CRSR is transferred to I2CRCV. ACK is sent on the ninth clock.

If the RBF flag is set, indicating that I2CRCV is still  $\underline{\text{holding}}$  data from a previous operation (RBF = 1), then  $\overline{\text{ACK}}$  is not sent; however, the interrupt pulse is generated. In the case of an overflow, the contents of the I2CRSR are not loaded into the I2CRCV.

Note: The I2CRCV will be loaded if the I2COV bit = 1 and the RBF flag = 0. In this case, a read of the I2CRCV was performed but the user did not clear the state of the I2COV bit before the next receive occurred. The Acknowledgement is not sent (ACK = 1) and the I2CRCV is updated.

### 15.4 I<sup>2</sup>C 10-bit Slave Mode Operation

In 10-bit mode, the basic receive and transmit operations are the same as in the 7-bit mode. However, the criteria for address match is more complex.

The I<sup>2</sup>C specification dictates that a slave must be addressed for a write operation with two address bytes following a Start bit.

The A10M bit is a control bit that signifies that the address in I2CADD is a 10-bit address rather than a 7-bit address. The address detection protocol for the first byte of a message address is identical for 7-bit and 10-bit messages, but the bits being compared are different.

I2CADD holds the entire 10-bit address. Upon receiving an address following a Start bit, I2CRSR <7:3> is compared against a literal '11110' (the default 10-bit address) and I2CRSR<2:1> are compared against I2CADD<9:8>. If a match occurs and if  $R_W = 0$ , the interrupt pulse is sent. The ADD10 bit will be cleared to indicate a partial address match. If a match fails or  $R_W = 1$ , the ADD10 bit is cleared and the module returns to the Idle state.

The low byte of the address is then received and compared with I2CADD<7:0>. If an address match occurs, the interrupt pulse is generated and the ADD10 bit is set, indicating a complete 10-bit address match. If an address match did not occur, the ADD10 bit is cleared and the module returns to the Idle state.

#### 18.3.18 SLOT STATUS BITS

The SLOT<3:0> status bits in the DCISTAT SFR indicate the current active time slot. These bits will correspond to the value of the frame sync generator counter. The user may poll these status bits in software when a DCI interrupt occurs to determine what time slot data was last received and which time slot data should be loaded into the TXBUF registers.

#### 18.3.19 CSDO MODE BIT

The CSDOM control bit controls the behavior of the CSDO pin during unused transmit slots. A given transmit time slot is unused if it's corresponding TSEx bit in the TSCON SFR is cleared.

If the CSDOM bit is cleared (default), the CSDO pin will be low during unused time slot periods. This mode will be used when there are only two devices attached to the serial bus.

If the CSDOM bit is set, the CSDO pin will be tri-stated during unused time slot periods. This mode allows multiple devices to share the same CSDO line in a multichannel application. Each device on the CSDO line is configured so that it will only transmit data during specific time slots. No two devices will transmit data during the same time slot.

#### 18.3.20 DIGITAL LOOPBACK MODE

Digital Loopback mode is enabled by setting the DLOOP control bit in the DCICON1 SFR. When the DLOOP bit is set, the module internally connects the CSDO signal to CSDI. The actual data input on the CSDI I/O pin will be ignored in Digital Loopback mode.

#### 18.3.21 UNDERFLOW MODE CONTROL BIT

When an underflow occurs, one of two actions may occur depending on the state of the Underflow mode (UNFM) control bit in the DCICON1 SFR. If the UNFM bit is cleared (default), the module will transmit '0's on the CSDO pin during the active time slot for the buffer location. In this Operating mode, the codec device attached to the DCI module will simply be fed digital 'silence'. If the UNFM control bit is set, the module will transmit the last data written to the buffer location. This Operating mode permits the user to send continuous data to the codec device without consuming CPU overhead.

#### 18.4 DCI Module Interrupts

The frequency of DCI module interrupts is dependent on the BLEN<1:0> control bits in the DCICON2 SFR. An interrupt to the CPU is generated each time the set buffer length has been reached and a shadow register transfer takes place. A shadow register transfer is defined as the time when the previously written TXBUF values are transferred to the transmit shadow registers and new received values in the receive shadow registers are transferred into the RXBUF registers.

# 18.5 DCI Module Operation During CPU Sleep and Idle Modes

### 18.5.1 DCI MODULE OPERATION DURING CPU SLEEP MODE

The DCI module has the ability to operate while in Sleep mode and wake the CPU when the CSCK signal is supplied by an external device (CSCKD = 1). The DCI module will generate an asynchronous interrupt when a DCI buffer transfer has completed and the CPU is in Sleep mode.

### 18.5.2 DCI MODULE OPERATION DURING CPU IDLE MODE

If the DCISIDL control bit is cleared (default), the module will continue to operate normally even in Idle mode. If the DCISIDL bit is set, the module will halt when Idle mode is asserted.

#### 18.6 AC-Link Mode Operation

The AC-Link protocol is a 256-bit frame with one 16-bit data slot, followed by twelve 20-bit data slots. The DCI module has two Operating modes for the AC-Link protocol. These Operating modes are selected by the COFSM<1:0> control bits in the DCICON1 SFR. The first AC-Link mode is called '16-bit AC-Link mode' and is selected by setting COFSM<1:0> = 10. The second AC-Link mode is called '20-bit AC-Link mode' and is selected by setting COFSM<1:0> = 11.

#### 18.6.1 16-BIT AC-LINK MODE

In the 16-bit AC-Link mode, data word lengths are restricted to 16 bits. Note that this restriction only affects the 20-bit data time slots of the AC-Link protocol. For received time slots, the incoming data is simply truncated to 16 bits. For outgoing time slots, the 4 LSbs of the data word are set to '0' by the module. This truncation of the time slots limits the A/D and DAC data to 16 bits but permits proper data alignment in the TXBUF and RXBUF registers. Each RXBUF and TXBUF register will contain one data time slot value.

### 20.3.1.1 POR with Long Crystal Start-up Time (with FSCM Enabled)

The oscillator start-up circuitry is not linked to the POR circuitry. Some crystal circuits (especially low frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after the POR timer and the PWRT have expired:

- · The oscillator circuit has not begun to oscillate
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used)
- The PLL has not achieved a LOCK (if PLL is used)

If the FSCM is enabled and one of the above conditions is true, then a clock failure trap will occur. The device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the trap ISR.

#### 20.3.1.2 Operating without FSCM and PWRT

If the FSCM is disabled and the Power-up Timer (PWRT) is also disabled, then the device will exit rapidly from Reset on power-up. If the clock source is FRC, LPRC, EXTRC or EC, it will be active immediately.

If the FSCM is disabled and the system clock has not started, the device will be in a frozen state at the Reset vector until the system clock starts. From the user's perspective, the device will appear to be in Reset until a system clock is available.

### 20.3.2 BOR: PROGRAMMABLE BROWN-OUT RESET

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

The BOR module allows selection of one of the following voltage trip points (see Table 23-11):

- 2.6V-2.71V
- 4.1V-4.4V

Note:

4.58V-4.73V

The BOR voltage trip points indicated here are nominal values provided for design guidance only. Refer to the Electrical Specifications in the specific device data sheet for BOR voltage limit specifications.


A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source based on the device Configuration bit values (FOS<1:0> and FPR<3:0>). Furthermore, if an Oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the POR time-out (TPOR) and the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100  $\mu$ s is applied. The total delay in this case is (TPOR + TFSCM).

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit, if enabled, will continue to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

#### **FIGURE 20-6:**

#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2: R should be suitably chosen to make sure that the voltage drop across R does not violate the device's electrical specifications.
  - 3: R1 should be suitably chosen to limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD), or Electrical Overstress (EOS).

Note:

Dedicated supervisory devices, such as the MCP1XX and MCP8XX, may also be used as an external Power-on Reset circuit.

#### 22.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 22.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

# 22.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC® Flash microcontrollers and dsPIC® DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).


The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

# 22.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming ™.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

FIGURE 23-20: I<sup>2</sup>C™ BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)



### FIGURE 23-21: I<sup>2</sup>C™ BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




TABLE 23-36: I<sup>2</sup>C™ BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

**AC CHARACTERISTICS** 

Standard Operating Conditions: 2.5V to 5.5V

(unless otherwise stated)

Operating temperature -40°C ≤TA ≤+85°C for Industrial

-40°C ≤TA ≤+125°C for Extended

| Davama       |         |                   |                           | - <del></del> 0 C | , SIA SI I | 25 0 101 | Extended                                    |
|--------------|---------|-------------------|---------------------------|-------------------|------------|----------|---|
| Param<br>No. | Symbol  | Charac            | teristic                  | Min               | Max        | Units    | Conditions                                  |
| IS10         | TLO:SCL | Clock Low Time    | 100 kHz mode              | 4.7               | _          | μS       | Device must operate at a minimum of 1.5 MHz |
|              |         |                   | 400 kHz mode              | 1.3               | _          | μS       | Device must operate at a minimum of 10 MHz. |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 0.5               |            | μs       | _   |
| IS11         | THI:SCL | Clock High Time   | 100 kHz mode              | 4.0               | _          | μs       | Device must operate at a minimum of 1.5 MHz |
|              |         |                   | 400 kHz mode              | 0.6               | _          | μS       | Device must operate at a minimum of 10 MHz  |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 0.5               | _          | μs       |   |
| IS20         | TF:SCL  | SDA and SCL       | 100 kHz mode              | _                 | 300        | ns       | CB is specified to be from                  |
|              |         | Fall Time         | 400 kHz mode              | 20 + 0.1 CB       | 300        | ns       | 10 to 400 pF                                |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | _                 | 100        | ns       |   |
| IS21         | TR:SCL  | SDA and SCL       | 100 kHz mode              | _                 | 1000       | ns       | CB is specified to be from                  |
|              |         | Rise Time         | 400 kHz mode              | 20 + 0.1 CB       | 300        | ns       | 10 to 400 pF                                |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | _                 | 300        | ns       |   |
| IS25         | TSU:DAT | Data Input        | 100 kHz mode              | 250               | _          | ns       |   |
|              |         | Setup Time        | 400 kHz mode              | 100               | _          | ns       |   |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 100               | _          | ns       |   |
| IS26         | THD:DAT | Data Input        | 100 kHz mode              | 0                 | _          | ns       |   |
|              |         | Hold Time         | 400 kHz mode              | 0                 | 0.9        | μs       |   |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 0                 | 0.3        | μs       |   |
| IS30         | Tsu:sta | Start Condition   | 100 kHz mode              | 4.7               | _          | μs       | Only relevant for repeated                  |
|              |         | Setup Time        | 400 kHz mode              | 0.6               | _          | μs       | Start condition                             |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 0.25              | _          | μs       |   |
| IS31         | THD:STA | Start Condition   | 100 kHz mode              | 4.0               | _          | μs       | After this period the first                 |
|              |         | Hold Time         | 400 kHz mode              | 0.6               | _          | μs       | clock pulse is generated                    |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 0.25              | _          | μs       |   |
| IS33         | Tsu:sto | Stop Condition    | 100 kHz mode              | 4.7               | _          | μs       |   |
|              |         | Setup Time        | 400 kHz mode              | 0.6               |            | μs       |   |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 0.6               |            | μs       |   |
| IS34         | THD:STO | Stop Condition    | 100 kHz mode              | 4000              | _          | ns       |   |
|              |         | Hold Time         | 400 kHz mode              | 600               | _          | ns       |   |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 250               |            | ns       |   |
| IS40         | TAA:SCL | Output Valid      | 100 kHz mode              | 0                 | 3500       | ns       |   |
|              |         | From Clock        | 400 kHz mode              | 0                 | 1000       | ns       |   |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 0                 | 350        | ns       |   |
| IS45         | TBF:SDA | Bus Free Time     | 100 kHz mode              | 4.7               | _          | μs       | Time the bus must be free                   |
|              |         |                   | 400 kHz mode              | 1.3               | _          | μs       | before a new transmission                   |
|              |         |                   | 1 MHz mode <sup>(1)</sup> | 0.5               | _          | μs       | can start                                   |
| IS50         | Св      | Bus Capacitive Lo | ading                     | _                 | 400        | pF       |   |

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins (for 1 MHz mode only).

### **Revision J (January 2011)**

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in Table A-1.

TABLE A-1: MAJOR SECTION UPDATES

| Section Name                              | Update Description  |
|---|---|
| Section 20.0 "System Integration"         | Added a shaded note on OSCTUN functionality in Section 20.2.5 "Fast RC Oscillator (FRC)".   |
| Section 23.0 "Electrical Characteristics" | Updated the maximum value for parameter DI19 and the minimum value for parameter DI29 in the I/O Pin Input Specifications (see Table 23-8).                               |
|   | Removed parameter D136 and updated the minimum, typical, maximum, and conditions for parameters D122 and D134 in the Program and EEPROM specifications (see Table 23-12). |

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

