

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	20 MIPS
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	AC'97, Brown-out Detect/Reset, I ² S, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	66КВ (22К х 24)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic30f5013t-20e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.2 Reset Sequence

A Reset is not a true exception, because the interrupt controller is not involved in the Reset process. The processor initializes its registers in response to a Reset which forces the PC to zero. The processor then begins program execution at location 0x000000. A GOTO instruction is stored in the first program memory location immediately followed by the address target for the GOTO instruction. The processor executes the GOTO to the specified address and then begins operation at the specified target (start) address.

4.2.1 RESET SOURCES

In addition to external Reset and Power-on Reset (POR), there are 6 sources of error conditions which 'trap' to the Reset vector.

- Watchdog Time-out: The watchdog has timed out, indicating that the processor is no longer executing the correct flow of code.
- Uninitialized W Register Trap: An attempt to use an uninitialized W register as an address pointer will cause a Reset.
- Illegal Instruction Trap: Attempted execution of any unused opcodes will result in an illegal instruction trap. Note that a fetch of an illegal instruction does not result in an illegal instruction trap if that instruction is flushed prior to execution due to a flow change.
- Brown-out Reset (BOR): A momentary dip in the power supply to the device has been detected which may result in malfunction.
- Trap Lockout: Occurrence of multiple trap conditions simultaneously will cause a Reset.

4.3 Traps

Traps can be considered as non-maskable interrupts indicating a software or hardware error, which adhere to a predefined priority as shown in Figure 4-1. They are intended to provide the user a means to correct erroneous operation during debug and when operating within the application.

Note: If the user does not intend to take corrective action in the event of a trap error condition, these vectors must be loaded with the address of a default handler that simply contains the RESET instruction. If, on the other hand, one of the vectors containing an invalid address is called, an address error trap is generated.

Note that many of these trap conditions can only be detected when they occur. Consequently, the questionable instruction is allowed to complete prior to trap exception processing. If the user chooses to recover from the error, the result of the erroneous action that caused the trap may have to be corrected.

There are 8 fixed priority levels for traps: Level 8 through Level 15, which implies that the IPL3 is always set during processing of a trap.

If the user is not currently executing a trap, and sets the IPL<3:0> bits to a value of '0111' (Level 7), then all interrupts are disabled, but traps can still be processed.

4.3.1 TRAP SOURCES

The following traps are provided with increasing priority. However, since all traps can be nested, priority has little effect.

Math Error Trap:

The Math Error trap executes under the following four circumstances:

- If an attempt is made to divide by zero, the divide operation will be aborted on a cycle boundary and the trap taken
- If enabled, a Math Error trap will be taken when an arithmetic operation on either accumulator A or B causes an overflow from bit 31 and the accumulator guard bits are not utilized
- If enabled, a Math Error trap will be taken when an arithmetic operation on either accumulator A or B causes a catastrophic overflow from bit 39 and all saturation is disabled
- If the shift amount specified in a shift instruction is greater than the maximum allowed shift amount, a trap will occur

	-		-		<u>،</u>	-	/		
		Norma	al Addre	SS			Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

TABLE 5-2: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

TABLE 5-3: BIT-REVERSED ADDRESS MODIFIER VALUES FOR XBREV REGISTER

Buffer Size (Words)	XB<14:0> Bit-Reversed Address Modifier Value
2048	0x0400
1024	0x0200
512	0x0100
256	0x0080
128	0x0040
64	0x0020
32	0x0010
16	0x0008
8	0x0004
4	0x0002
2	0x0001

6.6 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. A programming operation is nominally 2 msec in duration and the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

6.6.1 PROGRAMMING ALGORITHM FOR PROGRAM FLASH

The user can erase or program one row of program Flash memory at a time. The general process is:

- 1. Read one row of program Flash (32 instruction words) and store into data RAM as a data "image".
- 2. Update the data image with the desired new data.
- 3. Erase program Flash row.
 - a) Set up NVMCON register for multi-word, program Flash, erase and set WREN bit.
 - b) Write address of row to be erased into NVMADRU/NVMDR.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit. This will begin erase cycle.
 - f) CPU will stall for the duration of the erase cycle.
 - g) The WR bit is cleared when erase cycle ends.

- Write 32 instruction words of data from data RAM "image" into the program Flash write latches.
- 5. Program 32 instruction words into program Flash.
 - Set up NVMCON register for multi-word, program Flash, program, and set WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. This will begin program cycle.
 - e) CPU will stall for duration of the program cycle.
 - f) The WR bit is cleared by the hardware when program cycle ends.
- 6. Repeat steps 1 through 5 as needed to program desired amount of program Flash memory.

6.6.2 ERASING A ROW OF PROGRAM MEMORY

Example 6-1 shows a code sequence that can be used to erase a row (32 instructions) of program memory.

EXAMPLE 6-1: ERASING A ROW OF PROGRAM MEMORY

;	Setur	D NVMCON	for erase operation, multi wor	d	write
;	prog	ram memo:	ry selected, and writes enabled	l	
		MOV	#0x4041,W0	;	
		MOV	W0,NVMCON	;	Init NVMCON SFR
;	Init	pointer	to row to be ERASED		
		MOV	<pre>#tblpage(PROG_ADDR),W0</pre>	;	
		MOV	W0,NVMADRU	;	Initialize PM Page Boundary SFR
		MOV	<pre>#tbloffset(PROG_ADDR),W0</pre>	;	Intialize in-page EA[15:0] pointer
		MOV	W0, NVMADR	;	Initialize NVMADR SFR
		DISI	#5	;	Block all interrupts with priority <7 for
				;	next 5 instructions
		MOV	#0x55 , W0		
		MOV	W0,NVMKEY	;	Write the 0x55 key
		MOV	#0xAA,W1	;	
		MOV	W1,NVMKEY	;	Write the OxAA key
		BSET	NVMCON, #WR	;	Start the erase sequence
		NOP		;	Insert two NOPs after the erase
		NOP		;	command is asserted

TABLE 6-1: NVM REGISTER MAP⁽¹⁾

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII RESETS
NVMCON	0260	WR	WREN	WRERR	I	1	1		TWRI	1			ЯЧ	OGOP<6	ė			0000 0000 0000 0000
NVMADR	0762							2	IVMAD	R<15:0>								nnnn nnnn nnnn nnnn
NVMADRU	0764	Ι	Ι	Ι	-	Ι	I	Ι	Ι				NVMADI	R<23:16>				0000 0000 nnnn 0000
NVMKEY	0766	Ι	Ι	Ι	-	Ι	I	Ι	Ι				КЕҮ	<7:0>				0000 0000 0000 0000
Legend: Note 1:	u = uninitia Refer to th∈	lized bit; — : § " <i>dsPIC30F</i>	= unimplem Family Ref	ented, read erence <i>Man</i>	as ' ₀ ' <i>ual</i> " (DS	70046) f	or descr	iptions o	of regist	er bit fiel	ds.							

17.0 CAN MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

17.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/ protocol was designed to allow communications within noisy environments.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbps
- · Support for remote frames
- Double-buffered receiver with two prioritized received message storage buffers (each buffer may contain up to 8 bytes of data)
- 6 full (standard/extended identifier) acceptance filters, 2 associated with the high priority receive buffer and 4 associated with the low priority receive buffer
- 2 full acceptance filter masks, one each associated with the high and low priority receive buffers
- Three transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to Input Capture module (IC2, for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

17.2 Frame Types

The CAN module transmits various types of frames which include data messages or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit standard identifier (SID), but not an 18-bit extended identifier (EID).

· Extended Data Frame:

An extended data frame is similar to a standard data frame but includes an extended identifier as well.

• Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of 2 fields: an error flag field and an error delimiter field.

· Overload Frame:

An overload frame can be generated by a node as a result of 2 conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

· Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

In the Multi-Channel mode, a new data frame transfer will begin one CSCK cycle after the COFS pin is sampled high (see Figure 18-2). The pulse on the COFS pin resets the frame sync generator logic.

In the l^2S mode, a new data word will be transferred one CSCK cycle after a low-to-high or a high-to-low transition is sampled on the COFS pin. A rising or falling edge on the COFS pin resets the frame sync generator logic. In the AC-Link mode, the tag slot and subsequent data slots for the next frame will be transferred one CSCK cycle after the COFS pin is sampled high.

The COFSG and WS bits must be configured to provide the proper frame length when the module is operating in the Slave mode. Once a valid frame sync pulse has been sampled by the module on the COFS pin, an entire data frame transfer will take place. The module will not respond to further frame sync pulses until the data frame transfer has completed.

FIGURE 18-2: FRAME SYNC TIMING, MULTI-CHANNEL MODE



FIGURE 18-3: FRAME SYNC TIMING, AC-LINK START-OF-FRAME



FIGURE 18-4: I²S INTERFACE FRAME SYNC TIMING



18.3.7 BIT CLOCK GENERATOR

The DCI module has a dedicated 12-bit time base that produces the bit clock. The bit clock rate (period) is set by writing a non-zero 12-bit value to the BCG<11:0> control bits in the DCICON3 SFR.

When the BCG<11:0> bits are set to zero, the bit clock will be disabled. If the BCG<11:0> bits are set to a nonzero value, the bit clock generator is enabled. These bits should be set to '0' and the CSCKD bit set to '1' if the serial clock for the DCI is received from an external device.

The formula for the bit clock frequency is given in Equation 18-2.

EQUATION 18-2: BIT CLOCK FREQUENCY

$$FBCK = \frac{FCY}{2 \bullet (BCG + 1)}$$

The required bit clock frequency will be determined by the system sampling rate and frame size. Typical bit clock frequencies range from 16x to 512x the converter sample rate depending on the data converter and the communication protocol that is used.

To achieve bit clock frequencies associated with common audio sampling rates, the user will need to select a crystal frequency that has an 'even' binary value. Examples of such crystal frequencies are listed in Table 18-1.

Fs (ĸHz)	Fcsck/Fs	Fcscк (MHz) ⁽¹⁾	Fosc (MHz)	PLL	FCYC (MIPS)	BCG ⁽²⁾
8	256	2.048	8.192	4	8.192	1
12	256	3.072	6.144	8	12.288	1
32	32	1,024	8.192	8	16.384	7
44.1	32	1.4112	5.6448	8	11.2896	3
48	64	3.072	6.144	16	24.576	3

TABLE 18-1: DEVICE FREQUENCIES FOR COMMON CODEC CSCK FREQUENCIES

Note 1: When the CSCK signal is applied externally (CSCKD = 1), the external clock high and low times must meet the device timing requirements.

2: When the CSCK signal is applied externally (CSCKD = 1), the BCG<11:0> bits have no effect on the operation of the DCI module.

19.0 12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the "dsPIC30F Family Reference Manual" (DS70046).

The 12-bit Analog-to-Digital converter allows conversion of an analog input signal to a 12-bit digital number. This module is based on a Successive Approximation Register (SAR) architecture and provides a maximum sampling rate of 200 ksps. The ADC module has up to 16 analog inputs which are multiplexed into a sample and hold amplifier. The output of the sample and hold is the input into the converter which generates the result. The analog reference voltage is software selectable to either the device supply voltage (AVDD/AVSS) or the voltage level on the (VREF+/VREF-) pin. The ADC has a unique feature of being able to operate while the device is in Sleep mode with RC oscillator selection. The ADC module has six 16-bit registers:

- ADC Control Register 1 (ADCON1)
- ADC Control Register 2 (ADCON2)
- ADC Control Register 3 (ADCON3)
- ADC Input Select Register (ADCHS)
- ADC Port Configuration Register (ADPCFG)
- ADC Input Scan Selection Register (ADCSSL)

The ADCON1, ADCON2 and ADCON3 registers control the operation of the ADC module. The ADCHS register selects the input channels to be converted. The ADPCFG register configures the port pins as analog inputs or as digital I/O. The ADCSSL register selects inputs for scanning.

```
Note: The SSRC<2:0>, ASAM, SMPI<3:0>,
BUFM and ALTS bits, as well as the
ADCON3 and ADCSSL registers, must
not be written to while ADON = 1. This
would lead to indeterminate results.
```

The block diagram of the 12-bit ADC module is shown in Figure 19-1.

FIGURE 19-1: 12-BIT ADC FUNCTIONAL BLOCK DIAGRAM



19.4 Programming the Start of Conversion Trigger

The conversion trigger will terminate acquisition and start the requested conversions.

The SSRC<2:0> bits select the source of the conversion trigger. The SSRC bits provide for up to four alternate sources of conversion trigger.

When SSRC<2:0> = 000, the conversion trigger is under software control. Clearing the SAMP bit will cause the conversion trigger.

When SSRC<2:0> = 111 (Auto-Start mode), the conversion trigger is under ADC clock control. The SAMC bits select the number of ADC clocks between the start of acquisition and the start of conversion. This provides the fastest conversion rates on multiple channels. SAMC must always be at least one clock cycle.

Other trigger sources can come from timer modules or external interrupts.

19.5 Aborting a Conversion

Clearing the ADON bit during a conversion will abort the current conversion and stop the sampling sequencing until the next sampling trigger. The ADCBUF will not be updated with the partially completed A/D conversion sample. That is, the ADCBUF will continue to contain the value of the last completed conversion (or the last value written to the ADCBUF register).

If the clearing of the ADON bit coincides with an autostart, the clearing has a higher priority and a new conversion will not start.

19.6 Selecting the ADC Conversion Clock

The ADC conversion requires 14 TAD. The source of the ADC conversion clock is software selected, using a 6-bit counter. There are 64 possible options for TAD.

EQUATION 19-1: ADC CONVERSION CLOCK

 $T_{AD} = T_{CY} * (0.5*(ADCS < 5:0 > + 1))$

The internal RC oscillator is selected by setting the ADRC bit.

For correct ADC conversions, the ADC conversion clock (TAD) must be selected to ensure a minimum TAD time of 334 nsec (for VDD = 5V). Refer to **Section 23.0 "Electrical Characteristics"** for minimum TAD under other operating conditions.

Example 19-1 shows a sample calculation for the ADCS<5:0> bits, assuming a device operating speed of 30 MIPS.

EXAMPLE 19-1: ADC CONVERSION CLOCK AND SAMPLING RATE CALCULATION

Minimum TAD = 334 nsec
TCY = 33.33 nsec (30 MIPS)
ADCS<5:0> = 2 $\frac{\text{TAD}}{\text{TCY}} - 1$ = 2 $\cdot \frac{334 \text{ nsec}}{33.33 \text{ nsec}} - 1$
= 19
Therefore,
Set ADCS<5:0> = 19
Actual TAD = $\frac{\text{TCY}}{2}$ (ADCS<5:0> + 1)
$=\frac{33.33 \text{ nsec}}{2}$ (19+1)
= 334 nsec
If SSRC<2:0> = '111' and SAMC<4:0> = '00001'
Since,
Sampling Time = Acquisition Time + Conversion Time
$= 1 \operatorname{TAD} + 14 \operatorname{TAD}$
= 15 x 334 nsec
Therefore,

Sampling Rate = $\frac{1}{(15 \times 334 \text{ nsec})}$ = ~200 kHz Any interrupt that is individually enabled (using the corresponding IE bit), and meets the prevailing priority level will be able to wake-up the processor. The processor will process the interrupt and branch to the ISR. The Sleep Status bit in the RCON register is set upon wake-up.

Note: In spite of various delays applied (TPOR, TLOCK and TPWRT), the crystal oscillator (and PLL) may not be active at the end of the time-out (e.g., for low frequency crystals). In such cases, if FSCM is enabled, then the device will detect this as a clock failure and process the clock failure trap, the FRC oscillator will be enabled and the user will have to re-enable the crystal oscillator. If FSCM is not enabled, then the device will simply suspend execution of code until the clock is stable and will remain in Sleep until the oscillator clock has started.

All Resets will wake-up the processor from Sleep mode. Any Reset, other than POR, will set the Sleep Status bit. In a POR, the Sleep bit is cleared.

If the Watchdog Timer is enabled, then the processor will wake-up from Sleep mode upon WDT time-out. The SLEEP and WDTO Status bits are both set.

20.6.2 IDLE MODE

In Idle mode, the clock to the CPU is shutdown while peripherals keep running. Unlike Sleep mode, the clock source remains active.

Several peripherals have a control bit in each module that allows them to operate during Idle.

LPRC Fail-Safe Clock remains active if clock failure detect is enabled.

The processor wakes up from Idle if at least one of the following conditions has occurred:

- Any interrupt that is individually enabled (IE bit is '1') and meets the required priority level
- Any Reset (POR, BOR, MCLR)
- A WDT time-out

Upon wake-up from Idle mode, the clock is re-applied to the CPU and instruction execution begins immediately, starting with the instruction following the $\tt PWRSAV$ instruction.

Any interrupt that is individually enabled (using IE bit) and meets the prevailing priority level will be able to wake-up the processor. The processor will process the interrupt and branch to the ISR. The Idle Status bit in the RCON register is set upon wake-up.

Any Reset other than POR will set the Idle Status bit. On a POR, the Idle bit is cleared. If Watchdog Timer is enabled, then the processor will wake-up from Idle mode upon WDT time-out. The Idle and WDTO status bits are both set.

Unlike wake-up from Sleep, there are no time delays involved in wake-up from Idle.

20.7 Device Configuration Registers

The Configuration bits in each device Configuration register specify some of the Device modes and are programmed by a device programmer, or by using the In-Circuit Serial Programming (ICSP) feature of the device. Each device Configuration register is a 24-bit register, but only the lower 16 bits of each register are used to hold configuration data. There are seven device Configuration registers available to the user:

- Fosc (0xF80000): Oscillator Configuration Register
- FWDT (0xF80002): Watchdog Timer Configuration Register
- FBORPOR (0xF80004): BOR and POR Configuration Register
- FBS (0xF80006): Boot Code Segment Configuration Register
- FSS (0xF80008): Secure Code Segment Configuration Register
- FGS (0xF8000A): General Code Segment Configuration Register
- FICD (0xF8000C): Debug Configuration Register

The placement of the Configuration bits is automatically handled when you select the device in your device programmer. The desired state of the Configuration bits may be specified in the source code (dependent on the language tool used), or through the programming interface. After the device has been programmed, the application software may read the Configuration bit values through the table read instructions. For additional information, please refer to the "dsPIC30F Flash Programming Specification" (DS70102), the "dsPIC30F Family Reference Manual" (DS70046) and the "CodeGuard[™] Security" chapter (DS70180).







TABLE 23-28: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

АС СНА	RACTER	ISTICS		Standaı (unless Operatii	rd Operat otherwis ng tempe	ting Con se stated rature	ditions: 2.5V to 5.5V) 40°C ≤TA ≤+85°C for Industrial 40°C ≤TA ≤+125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
OC15	Tfd	Fault Input to PWM I/O Change		—	50	ns	
OC20	TFLT	Fault Input Pulse Width	50		_	ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 23-29:	DCI MODULE	MULTICHANNEL.	I ² S MODES	TIMING REQUIREMENTS

АС СНА	ARACTERIS	STICS	Standard O (unless oth Operating to	perating erwise st emperatur	Conditions ated) re -40°C : -40°C :	s: 2.5V to ≤Ta ≤+85° ≤Ta ≤+125	5.5V C for Industrial °C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy / 2 + 20	—		ns	
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30	_		ns	
CS11	Тссскн	CSCK Input High Time (CSCK pin is an input)	Tcy / 2 + 20		_	ns	
		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30	—	_	ns	
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)	—	10	25	ns	
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)	—	10	25	ns	
CS30	TCSDOF	CSDO Data Output Fall Time ⁽⁴⁾	_	10	25	ns	
CS31	Tcsdor	CSDO Data Output Rise Time ⁽⁴⁾	_	10	25	ns	
CS35	TDV	Clock edge to CSDO data valid	—	_	10	ns	
CS36	TDIV	Clock edge to CSDO tri-stated	10	—	20	ns	
CS40	TCSDI	Setup time of CSDI data input to CSCK edge (CSCK pin is input or output)	20	_	_	ns	
CS41	THCSDI	Hold time of CSDI data input to CSCK edge (CSCK pin is input or output)	20	_	_	ns	
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	—	10	25	ns	Note 1
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	—	10	25	ns	Note 1
CS55	TSCOFS	Setup time of COFS data input to CSCK edge (COFS pin is input)	20	—	—	ns	
CS56	THCOFS	Hold time of COFS data input to CSCK edge (COFS pin is input)	20	—	—	ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all DCI pins.



FIGURE 23-13: DCI MODULE (AC-LINK MODE) TIMING CHARACTERISTICS

AC CHA	RACTERIS	TICS	Standa (unless Operati	rd Opera otherwi ng tempe	ting Con se stated erature	ditions: 2) 40°C ≤TA 40°C ≤TA	2 .5V to 5.5V ≤+85°C for Industrial ≤+125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾⁽²⁾	Min	Typ ⁽³⁾	Max	Units	Conditions
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	
CS62	TBCLK	BIT_CLK Period	_	81.4	_	ns	Bit clock is input
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	—		10	ns	
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK	—	_	10	ns	
CS70	TSYNCLO	SYNC Data Output Low Time	_	19.5	_	μs	Note 1
CS71	TSYNCHI	SYNC Data Output High Time	—	1.3	—	μs	Note 1
CS72	TSYNC	SYNC Data Output Period	_	20.8	_	μs	Note 1
CS75	TRACL	Rise Time, SYNC, SDATA_OUT	—	10	25	ns	Cload = 50 pF, Vdd = 5V
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	—	10	25	ns	Cload = 50 pF, Vdd = 5V
CS77	TRACL	Rise Time, SYNC, SDATA_OUT	—	10	25	ns	Cload = 50 pF, Vdd = 3V
CS78	TFACL	Fall Time, SYNC, SDATA_OUT	—	10	25	ns	CLOAD = 50 pF, VDD = 3V
CS80	TOVDACL	Output valid delay from rising edge of BIT_CLK	_		15	ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values assume BIT_CLK frequency is 12.288 MHz.

3: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 23-38: 12-BIT A/D MODULE SPECIFICATIONS (CONTINUED)

			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
AD24	EOFF	Offset Error	-2	-1.5	-1.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V	
AD24A	EOFF	Offset Error	-2	-1.5	-1.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD25	_	Monotonicity ⁽¹⁾	—		_	_	Guaranteed	
Dynamic Performance								
AD30	THD	Total Harmonic Distortion	—	-71		dB		
AD31	SINAD	Signal to Noise and Distortion	_	68		dB		
AD32	SFDR	Spurious Free Dynamic Range	_	83	_	dB		
AD33	Fnyq	Input Signal Bandwidth	_	—	100	kHz		
AD34	ENOB	Effective Number of Bits	10.95	11.1	_	bits		

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

Revision J (January 2011)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in Table A-1.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
Section 20.0 "System Integration"	Added a shaded note on OSCTUN functionality in Section 20.2.5 "Fast RC Oscillator (FRC)".
Section 23.0 "Electrical Characteristics"	Updated the maximum value for parameter DI19 and the minimum value for parameter DI29 in the I/O Pin Input Specifications (see Table 23-8). Removed parameter D136 and updated the minimum, typical, maximum, and conditions for parameters D122 and D134 in the Program and EEPROM specifications (see Table 23-12).