



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	H8SX
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, IrDA, SCI, SmartCard, USB
Peripherals	DMA, PWM, WDT
Number of I/O	75
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	120-TQFP
Supplier Device Package	120-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df61654n50ftv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

A block diagram of interrupts IRQn is shown in figure 5.2.




Figure 5.2 Block Diagram of Interrupts IRQn

When the IRQ sensing control in ISCR is set to a low level of signal \overline{IRQn} , the level of \overline{IRQn} should be held low until an interrupt handling starts. Then set the corresponding input signal \overline{IRQn} to high in the interrupt handling routine and clear the IRQnF to 0. Interrupts may not be executed when the corresponding input signal \overline{IRQn} is set to high before the interrupt handling begins.

5.4.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following features:

- For each on-chip peripheral module there are flags that indicate the interrupt request status, and enable bits that enable or disable these interrupts. They can be controlled independently. When the enable bit is set to 1, an interrupt request is issued to the interrupt controller.
- The interrupt priority can be set by means of IPR.
- The DTC and DMAC can be activated by a TPU, SCI, or other interrupt request.
- The priority levels of DTC and DMAC activation can be controlled by the DTC and DMAC priority control functions.

5.4.3 Sleep Interrupt

A sleep interrupt is generated by executing a SLEEP instruction. The sleep interrupt is non-maskable, and is always accepted regardless of the interrupt control mode or the settings of the CPU interrupt mask bits. The SLPIE bit in SBYCR selects whether the sleep interrupt function is enabled or not.



(2) Priority Determination

The DTC activation source is selected according to the default priority, and the selection is not affected by its mask level or priority level. For respective priority levels, see table 8.1, Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs.

(3) Operation Order

If the same interrupt is selected as both the DTC activation source and CPU interrupt source, the CPU interrupt exception handling is performed after the DTC data transfer. If the same interrupt is selected as the DTC or DMAC activation source or CPU interrupt source, respective operations are performed independently.

Table 5.6 lists the selection of interrupt sources and interrupt source clear control by setting the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, and the DISEL bit in MRB of the DTC.

Table 5.6 Interrupt Source Selection and Clear Control

DMAC Setting	DTC Setting		Interrupt Source Selection/Clear Control			
DTA	DTCE	DISEL	DMAC	DTC	CPU	
0	0	*	0	Х	V	
	1	0	0	$\sqrt{}$	X	
		1	0	0	V	
1	*	*	V	Х	Х	

[Legend]

- √: The corresponding interrupt is used. The interrupt source is cleared.

 (The interrupt source flag must be cleared in the CPU interrupt handling routine.)
- O: The corresponding interrupt is used. The interrupt source is not cleared.
- X: The corresponding interrupt is not available.
- *: Don't care.

(4) Usage Note

The interrupt sources of the SCI, and A/D converter are cleared according to the setting shown in table 5.6, when the DTC or DMAC reads/writes the prescribed register.

To initiate multiple channels for the DTC with the same interrupt, the same priority (DTCP = DMAP) should be assigned.



					Strobe signal LHWR/LUB LLWR/LLB RD
Data	Access	Access	Bus		Data bus
Size	Address	Count	Cycle	Data Size	<u>[D15 D8]D7 D0</u>]
Byte	n	1	1st	Byte	7; ; ; ; ; ; ; 0
Word	n	2	1st	Byte	7
VVOIG	"	2	2nd	Byte	15, 1 1 1 18
Longword	n	4	1st	Byte	7: : : : : : : : : : : : : : : : : : :
			2nd	Byte	15
			3rd	Byte	23 16
			4th	Byte	31 1 1 1 24

Figure 6.11 Access Sizes and Data Alignment Control for 8-Bit Access Space (Little Endian)

(2) 16-Bit Access Space

With the 16-bit access space, the upper byte data bus (D15 to D8) and lower byte data bus (D7 to D0) are used for accesses. The amount of data that can be accessed at one time is one byte or one word.

Figures 6.12 and 6.13 illustrate data alignment control for the 16-bit access space. Figure 6.12 shows the data alignment when the data endian format is specified as big endian. Figure 6.13 shows the data alignment when the data endian format is specified as little endian.

In big endian, byte access for an even address is performed by using the upper byte data bus and byte access for an odd address is performed by using the lower byte data bus.

In little endian, byte access for an even address is performed by using the lower byte data bus, and byte access for an odd address is performed by using the third byte data bus.

- Extended repeat area function which repeats the addressees within a specified area using the transfer address with the fixed upper bits (ring buffer transfer can be performed, as an example) is available
 - One bit (two bytes) to 27 bits (128 Mbytes) for transfer source and destination can be set as extended repeat areas
- Address update can be selected from fixed address, offset addition, and increment or decrement by 1, 2, or 4
 - Address update by offset addition enables to transfer data at addresses which are not placed continuously
- Word or longword data can be transferred to an address which is not aligned with the respective boundary
 - Data is divided according to its address (byte or word) when it is transferred
- Two types of interrupts can be requested to the CPU
 - A transfer end interrupt is generated after the number of data specified by the transfer counter is transferred. A transfer escape end interrupt is generated when the remaining total transfer size is less than the transfer data size at a single transfer request, when the repeat size of data transfer is completed, or when the extended repeat area overflows.

(6) Activation Timing by \overline{DREQ} Low Level with NRD = 1

When the NRD bit in DMDR is set to 1, the timing of receiving the next transfer request is delayed for one cycle.

Figure 7.33 shows an example of normal transfer mode activated by the \overline{DREQ} signal low level with NRD = 1.

The \overline{DREQ} signal is sampled every cycle from the next rising edge of the B ϕ signal immediately after the DTE bit write cycle.

When a low level of the \overline{DREQ} signal is detected while a transfer request by the \overline{DREQ} signal is enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after completion of the write cycle and then a low level of the \overline{DREQ} signal is detected. This operation is repeated until the transfer is completed.




Figure 7.33 Example of Transfer in Normal Transfer Mode Activated by \overline{DREQ} Low Level with NRD = 1

(5) Activation Timing by \overline{DREQ} Low Level with NRD = 1

When the NRD bit in DMDR is set to 1, the timing of receiving the next transfer request is delayed for one cycle.

Figure 7.38 shows an example of single address mode activated by the \overline{DREQ} signal low level with NRD = 1.

The \overline{DREQ} signal is sampled every cycle from the next rising edge of the B ϕ signal immediately after the DTE bit write cycle.

When a low level of the \overline{DREQ} signal is detected while a transfer request by the \overline{DREQ} signal is enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after one cycle of the transfer request duration inserted by NRD = 1 on completion of the single cycle and then a low level of the \overline{DREQ} signal is detected. This operation is repeated until the transfer is completed.




Figure 7.38 Example of Transfer in Single Address Mode Activated by \overline{DREQ} Low Level with NRD = 1

(5) P13/ADTRG0/IRQ3-A

The pin function is switched as shown below according to the P13DDR bit setting.

		Setting
		I/O Port
Module Name	Pin Function	P13DDR
I/O port	P13 output	1
	P13 input (initial setting)	0

(6) P12/SCK2/DACKO-A/IRQ2-A

The pin function is switched as shown below according to the combination of the DMAC and SCI register settings and P12DDR bit setting.

Setting

		oeung			
		DMAC	SCI	I/O Port	
Module Name	Pin Function	DACK0A_OE	SCK2_OE	P12DDR	
DMAC	DACK0-A output	1	_	_	
SCI	SCK2 output	0	1	_	
I/O port	P12 output	0	0	1	
_	P12 input (initial setting)	0	0	0	

Description

TGRC_0 compare match/input capture

match/input capture

Input capture at generation of TGRC_0 compare

Table 10.15 TIOR_1

					Description
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_1 Function	TIOCB1 Pin Function
0	0	0	0	Output compare register	Output disabled
0	0	0	1	_	Setting prohibited
0	0	1	0	_	
0	0	1	1	_	
0	1	0	0	_	
0	1	0	1	_	
0	1	1	0	_	
0	1	1	1	_	
1	0	0	0	_	
1	0	0	1	_	

[Legend]

1

X: Don't care

0

1

1 X Х

Χ

Input capture

register

		Initial		
Bit	Bit Name	Value	R/W	Description
1	OS1	0	R/W	Output Select 1 and 0*2
0	OS0	0	R/W	These bits select a method of TMO pin output when compare match A of TCORA and TCNT occurs.
				00: No change when compare match A occurs
				01: 0 is output when compare match A occurs
				10: 1 is output when compare match A occurs
				 Output is inverted when compare match A occurs (toggle output)

Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.

- 2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 until the first compare match occurs after a reset.
- 3. Available only in unit 0 and unit 1.

12.4 Operation

12.4.1 Pulse Output

Figure 12.5 shows an example of the 8-bit timer being used to generate a pulse output with a desired duty cycle. The control bits are set as follows:

- 1. Clear the bit CCLR1 in TCR to 0 and set the bit CCLR0 in TCR to 1 so that TCNT is cleared at a TCORA compare match.
- 2. Set the bits OS3 to OS0 in TCSR to B'0110, causing the output to change to 1 at a TCORA compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCORA with a pulse width determined by TCORB. No software intervention is required. The timer output is 0 until the first compare match occurs after a reset.



Table 14.1 lists the functions of each channel.

Table 14.1 Function List of SCI Channels

		SCI_0, 1, 4	SCI_2	SCI_5, SCI_6
Clocked synchronous mode		0	0	_
Asynchronous mode		0	0	0
TMR clock input		_	_	0
When average	Pφ = 8 Hz	_	_	460.784 kbps
transfer rate generator is used	Pφ = 10.667 Hz	_	460.784 kbps	460.606 kbps
generator is used			115.192 kbps	115.152 kbps
	Pφ = 12 Hz	_	_	460.526 kbps
				230.263 kbps
	Pφ = 16 Hz	_	720 kbps	921.569 kbps
			460 784kbps	720 kbps
			115.192 kbps	460.784 kbps
				115.196 kbps
	Pφ = 24 Hz	_	_	921.053 kbps
				720 kbps
				460.526 kbps
				115.132 kbps
	Pφ = 32 Hz	_	720 kbps	720 kbps

		Initial		
Bit	Bit Name	Value	R/W	Description
3	ACS3	0	R/W	0000: Average transfer rate generator is not used.
2	ACS2	0	R/W	0001: 115.152 kbps of average transfer rate specific to
1	ACS1	0	R/W	$P\phi = 10.667$ MHz is selected (operated using the base clock with a frequency 16 times the transfer
0	ACS0	0	R/W	rate)
				0010: 460.606 kbps of average transfer rate specific to $P\phi = 10.667$ MHz is selected (operated using the base clock with a frequency 8 times the transfer rate)
				0011: 921.569 kbps of average transfer rate specific to $P\phi = 16$ MHz is selected or 460.784 kbps of average transfer rate specific to $P\phi = 8$ MHz is selected (operated using the base clock with a frequency 8 times the transfer rate)
				0100: TMR clock input This setting allows the TMR compare match output to be used as the base clock. The table below shows the correspondence between the SCI channels and the compare match output.
				Compare Match SCI Channel TMR Unit Output
				SCI_5 Unit 2 TMO4, TMO5
				SCI_6 Unit 3 TMO6, TMO7
				0101: 115.196 kbps of average transfer rate specific to $P\phi = 16$ MHz is selected (operated using the base clock with a frequency 16 times the transfer rate)
				0110: 460.784 kbps of average transfer rate specific to $P\phi$ = 16 MHz is selected (operated using the base clock with a frequency 16 times the transfer rate)
				0111: 720 kbps of average transfer rate specific to P ϕ = 16 MHz is selected (operated using the base clock with a frequency 8 times the transfer rate)




Figure 14.12 Sample Serial Reception Flowchart (1)

15.3.27 Transceiver Test Register 1 (TRNTREG1)

TRNTREG1 is a test register that can monitor the on-chip transceiver input signal.

Setting bits PTSTE and txenl in TRNTREG0 to 1 enables monitoring the on-chip transceiver input signal. Table 15.5 shows the relationship between pin input and TRNTREG1 monitoring value.

Bit	7	6	5	4	3	2	1	0
Bit Name	_	_	_	_	_	xver_data	dpls	dmns
Initial Value	0	0	0	0	0	*	*	*
R/W	R	R	R	R	R	R	R	R

Bit	Bit Name	Initial Value	R/W	Description	on
7 to 3	_	All 0	R	Reserved	
				These bits always be	s are always read as 0. The write value should 0.
2	xver_data	*	R	On-Chip T	ransceiver Input Signal Monitor
1	dpls	*	R	xver_data	: Monitors the differential input level
0	dmns	*	R		(xver_data) signal of the on-chip transceiver.
				dpls:	Monitors the USD+ (dpls) signal of the on- chip transceiver.
				dmns:	Monitors the USD- (dmns) signal of the on- chip transceiver.

Note: * Determined by the state of pins, VBUS, USD+, and USD-

(1) Serial Interface Setting by Host

The SCI_4 is set to asynchronous mode, and the serial transmit/receive format is set to 8-bit data, one stop bit, and no parity.

When a transition to SCI boot mode is made, the boot program embedded in this LSI is initiated.

When the boot program is initiated, this LSI measures the low period of asynchronous serial communication data (H'00) transmitted consecutively by the host, calculates the bit rate, and adjusts the bit rate of the SCI_4 to match that of the host.

When bit rate adjustment is completed, this LSI transmits 1 byte of H'00 to the host as the bit adjustment end sign. When the host receives this bit adjustment end sign normally, it transmits 1 byte of H'55 to this LSI. When reception is not executed normally, initiate boot mode again. The bit rate may not be adjusted within the allowable range depending on the combination of the bit rate of the host and the system clock frequency of this LSI. Therefore, the transfer bit rate of the host and the system clock frequency of this LSI must be as shown in table 20.6.




Figure 20.7 Automatic-Bit-Rate Adjustment Operation

Table 20.6 System Clock Frequency for Automatic-Bit-Rate Adjustment

Bit Rate of Host	System Clock Frequency of This LSI
9,600 bps	8 to 18 MHz
19,200 bps	8 to 18 MHz

(2) Programming Procedure in User Program Mode

The procedures for download of the on-chip program, initialization, and programming are shown in figure 20.13.




Figure 20.13 Programming Procedure in User Program Mode

(3) Inquiry and Selection States

The boot program returns information from the flash memory in response to the host's inquiry commands and sets the device code, clock mode, and bit rate in response to the host's selection command.

Table 20.14 lists the inquiry and selection commands.

Table 20.14 Inquiry and Selection Commands

Command	Command Name	Description
H'20	Supported device inquiry	Inquiry regarding device codes
H'10	Device selection	Selection of device code
H'21	Clock mode inquiry	Inquiry regarding numbers of clock modes and values of each mode
H'11	Clock mode selection	Indication of the selected clock mode
H'22	Multiplication ratio inquiry	Inquiry regarding the number of frequency- multiplied clock types, the number of multiplication ratios, and the values of each multiple
H'23	Operating clock frequency inquiry	Inquiry regarding the maximum and minimum values of the main clock and peripheral clocks
H'25	User MAT information inquiry	Inquiry regarding the a number of user MATs and the start and last addresses of each MAT
H'26	Block for erasing information Inquiry	Inquiry regarding the number of blocks and the start and last addresses of each block
H'27	Programming unit inquiry	Inquiry regarding the unit of program data
H'3F	New bit rate selection	Selection of new bit rate
H'40	Transition to programming/erasing state	Erasing of user MAT, and entry to programming/ erasing state
H'4F	Boot program status inquiry	Inquiry into the operated status of the boot program

• MSTPCRB

Bit	15	14	13	12	11	10	9	8
Bit Name	MSTPB15	MSTPB14	MSTPB13	MSTPB12	MSTPB11	MSTPB10	MSTPB9	MSTPB8
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Би	<u>'</u>	•	<u> </u>	-	0		'	
Bit Name	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0
Initial Value	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MSTPCRA

		Initial		
Bit	Bit Name	Value	R/W	Module
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable
				Enables/disables all-module-clock-stop mode for reducing current consumption by stopping the bus controller and I/O ports operations when the CPU executes the SLEEP instruction after module stop mode has been set for all the on-chip peripheral modules controlled by MSTPCR.
				0: All-module-clock-stop mode disabled
				1: All-module-clock-stop mode enabled
14	MSTPA14	0	R/W	Reserved
13	MSTPA13	0	R/W	DMA controller (DMAC)
12	MSTPA12	0	R/W	Data transfer controller (DTC)
11	MSTPA11	1	R/W	Reserved
10	MSTPA10	1	R/W	These bits are always read as 1. The write value should always be 1.
9	MSTPA9	1	R/W	8-bit timer (TMR_3 and TMR_2)
8	MSTPA8	1	R/W	8-bit timer (TMR_1 and TMR_0)
7	MSTPA7	1	R/W	Reserved
6	MSTPA6	1	R/W	These bits are always read as 1. The write value should always be 1.

Section 24 Electrical Characteristics

24.1 Absolute Maximum Ratings

Table 24.1 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Power supply voltage	V _{cc}	-0.3 to +4.6	V
	$PLLV_cc$		
Input voltage (except for port 5)	V _{in}	-0.3 to V_{cc} +0.3	V
Input voltage (port 5)	V _{in}	-0.3 to AV _{cc} +0.3	V
Reference power supply voltage	V_{ref}	-0.3 to AV _{cc} +0.3	V
Analog power supply voltage	AV _{cc}	-0.3 to +4.6	V
Analog input voltage	$V_{\scriptscriptstyle{AN}}$	-0.3 to AV _{cc} +0.3	V
Operating temperature	T_{opr}	Regular specifications: -20 to +75*	°C
		Wide-range specifications: -40 to +85*	
Storage temperature	T _{stg}	-55 to +125	°C

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note: * The operating temperature range during programming/erasing of the flash memory is 0°C to +75°C for regular specifications and 0°C to +85°C for wide-range specifications.

Name Mode Reset Mode OPE = 1 OPE = 0 State	David	MOULOussettes		Hardware	Software St		
AFA	Port Name	MCU Operating Mode	Reset	Standby Mode	OPE = 1	OPE = 0	Bus Released State
External extended mode (EXPE = 1)	AS/		Hi-Z	Hi-Z			. , ,
PA7/Border PA7		External extended	Н	-	[AH output]	Hi-Z	Hi-Z
PA7/Be	B9-B	mode (EXPE = 1)			L [Other than		•
PA7/Bo						Keep	Keep
CEXPE = 0 H					Keep		
External extended mode (EXPE = 1) Clock output Hi-Z	ΡΑ7/Βφ		Hi-Z	Hi-Z	[Clock output]	[Clock output]	[Clock output]
Mode (EXPE = 1) Mode Mod		(EXPE = 0)			_H	Н	Clock output
PB0/ CS5/ (EXPE = 0)			Clock output	Hi-Z	•	•	•
CSO/CS4/CS5-B					Keep	Keep	Keep
External extended mode (EXPE = 1)		Single-chip mode	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS output]
CSS-B		(EXPE = 0)			_H	Hi-Z	Hi-Z
PB1/ All Hi-Z Hi-Z [CS output] [CS output] CST/ CS2-B/ CS5-A/ CS5-A/ CS7-B H Hi-Z Hi-Z [Other than above] above] above] Keep Keep Keep PB2/ All Hi-Z Hi-Z [OTher than above] [CS output] [CS output] CS2-A/ CS6-A [OTHER than above] [CS output] [CS output] [CS output] [CS output] [CS output] H Hi-Z Hi-Z [OTHER than above] above] Keep Keep PB3/ All Hi-Z Hi-Z [CS output] [CS output] [CS output] [CS output] [CS output] [CS output] [CS output] [CS output] [CS output] CS3/ CS7-A [OTHER than above] [OTHER than above] [OTHER than above] [OTHER than above]			Н		•	•	•
CST / CS2-B/ CS5-A/ CS5-A/ CS6-B/ CS7-B					Keep	Keep	Keep
CSZ-B/ CS5-A/ CS6-B/ CS7-B Reep Keep Keep Keep Keep Keep Hi-Z GS output] Hi-Z Hi-Z [Other than above] All Hi-Z Hi-Z [Other than above] Keep Keep		All	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS output]
CS5-A/ CS6-B/ CS7-B COther than above] above] above] above] above] above] All Hi-Z Hi-Z CS2-A/ CS6-A Eep Keep Keep Hi-Z CS6-A Eep Keep Keep Hi-Z Hi-Z CS6-A Eep Keep					Н	Hi-Z	Hi-Z
PB2/ All Hi-Z Hi-Z [CS output] [CS output] [CS output] CS2-A/ CS6-A H	CS5-A/				•	•	•
CSZ-A/ CSG-A H Hi-Z Hi-Z [Other than above] above] above] Keep Keep Keep PB3/ All Hi-Z Hi-Z [CS output] [CS output] [CS output] CS3/ CS7-A [Other than above] above] above] H Hi-Z Hi-Z [Other than above] above]	CS7-B				Keep	Keep	Keep
CS6-A CS6-A [Other than above] above] Keep Keep Keep Keep Keep Keep Keep Hi-Z [Other than above] above] Keep Hi-Z [CS output] [Other than above] [Other than above]		All	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS output]
Cother than above Cother than above Cother than above Every Hi-Z Every					Н	Hi-Z	Hi-Z
PB3/ All Hi-Z Hi-Z [CS output] [CS output] [CS output] CS3/ CS7-A H Hi-Z Hi-Z [Other than above] above]	CS6-A				•	•	•
CS3/ CS7-A H Hi-Z Hi-Z [Other than [Other than above] above]					Keep	Keep	Keep
CS7-A [Other than above] above] HI-Z HI-Z above]	PB3/	All	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS output]
[Other than [Other than above] above] above]					Н	Hi-Z	Hi-Z
Keep Keep Keep	03/-A				•		•
					Keep	Кеер	Keep