



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Active	
Core Processor	ARM® Cortex®-M0+	
Core Size	32-Bit Single-Core	
Speed	32MHz	
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART	
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT	
Number of I/O	40	
Program Memory Size	128KB (128K x 8)	
Program Memory Type	FLASH	
EEPROM Size	6K x 8	
RAM Size	20K x 8	
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V	
Data Converters	A/D 13x12b	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 85°C (TA)	
Mounting Type	Surface Mount	
Package / Case	48-LQFP	
Supplier Device Package	48-LQFP (7x7)	
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l081cbt6	

STM32L081xx List of tables

List of tables

Table 1.	Ultra-low-power STM32L081xx device features and peripheral counts	. 10
Table 2.	Functionalities depending on the operating power supply range	
Table 3.	CPU frequency range depending on dynamic voltage scaling	. 15
Table 4.	Functionalities depending on the working mode	
	(from Run/active down to standby)	. 15
Table 5.	STM32L0xx peripherals interconnect matrix	. 17
Table 6.	Temperature sensor calibration values	. 26
Table 7.	Internal voltage reference measured values	. 26
Table 8.	Timer feature comparison	. 27
Table 9.	Comparison of I2C analog and digital filters	. 29
Table 10.	STM32L081xx I ² C implementation	. 29
Table 11.	USART implementation	. 30
Table 12.	SPI/I2S implementation	. 31
Table 13.	Legend/abbreviations used in the pinout table	. 34
Table 14.	STM32L081xxx pin definition	. 35
Table 15.	Alternate functions port A	. 39
Table 16.	Alternate functions port B	. 40
Table 17.	Voltage characteristics	. 44
Table 18.	Current characteristics	. 45
Table 19.	Thermal characteristics	. 45
Table 20.	General operating conditions	. 46
Table 21.	Embedded reset and power control block characteristics	. 47
Table 22.	Embedded internal reference voltage calibration values	. 48
Table 23.	Embedded internal reference voltage	. 48
Table 24.	Current consumption in Run mode, code with data processing running from Flash memory	50
Table 25.	Current consumption in Run mode vs code type,	. 00
	code with data processing running from Flash memory	. 51
Table 26.	Current consumption in Run mode, code with data processing running from RAM	
Table 27.	Current consumption in Run mode vs code type,	
	code with data processing running from RAM	. 53
Table 28.	Current consumption in Sleep mode	
Table 29.	Current consumption in Low-power run mode	
Table 30.	Current consumption in Low-power sleep mode	
Table 31.	Typical and maximum current consumptions in Stop mode	
Table 32.	Typical and maximum current consumptions in Standby mode	
Table 33.	Average current consumption during Wakeup	
Table 34.	Peripheral current consumption in Run or Sleep mode	
Table 35.	Peripheral current consumption in Stop and Standby mode	
Table 36.	Low-power mode wakeup timings	
Table 37.	High-speed external user clock characteristics	. 64
Table 38.	Low-speed external user clock characteristics	
Table 39.	HSE oscillator characteristics	. 66
Table 40.	LSE oscillator characteristics	. 67
Table 41.	16 MHz HSI16 oscillator characteristics	. 68
Table 42.	LSI oscillator characteristics	. 69
Table 43.	MSI oscillator characteristics	. 69
Table 44.	PLL characteristics	. 71



STM32L081xx Description

2 Description

The access line ultra-low-power STM32L081xx microcontrollers incorporate the high-performance ARM® Cortex®-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (up to 192 Kbytes of Flash program memory, 6 Kbytes of data EEPROM and 20 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L081xx devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L081xx devices offer several analog features, one 12-bit ADC with hardware oversampling, two ultra-low-power comparators, AES, several timers, one low-power timer (LPTIM), four general-purpose 16-bit timers and two basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L081xx devices embed standard and advanced communication interfaces: up to three I2Cs, two SPIs, four USARTs, a low-power UART (LPUART), .

The STM32L081xx also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L081xx devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.





Description STM32L081xx

2.1 Device overview

Table 1. Ultra-low-power STM32L081xx device features and peripheral counts

Periph	neral	STM32L081CB	STM32L081KZ	STM32L081CZ		
Flash (Kbytes)		128 Kbytes 192 Kbytes				
Data EEPROM (Kby	rtes)		6 Kbytes			
RAM (Kbytes)			20 Kbytes			
AES			1			
General- purpose			4			
Timers	Basic		2			
	LPTIMER		1			
RTC/SYSTICK/IWD	G/WWDG		1/1/1/1			
0	SPI/I2S	6(4) ⁽¹⁾ /1	4(3) ⁽²⁾ /0	6(4) ⁽¹⁾ /1		
	I ² C	3	2	3		
Com. interfaces	USART	4	4			
	LPUART	1				
GPIOs		40	25 ⁽³⁾	40		
Clocks: HSE/LSE/H	SI/MSI/LSI	1/1/1/1				
12-bit synchronized Number of channel		1 13	1 10	1 13		
Comparators		2				
Max. CPU frequenc	у	32 MHz				
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 to 3.6 V without BOR option				
Operating temperat	tures	Ambient temperature: –40 to +125 °C Junction temperature: –40 to +130 °C				
Packages		LQFP48	LQFP32, UFQFPN32	LQFP48		

^{1. 4} SPI interfaces are USARTs operating in SPI master mode.

^{2. 3} SPI interfaces are USARTs operating in SPI master mode.

^{3.} UFQFPN32 has 2 GPIOs less than LQFP32.

STM32L081xx Functional overview

Table 2. Functionalities depending on the operating power supply range (continued)

Operating power supply	Functionalities depending on the operating power supply range				
range	ADC operation	Dynamic voltage scaling range	I/O operation		
V _{DD} = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation		
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation		

^{1.} CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5 μ s delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5 μ s, then switch from 16 MHz to 32 MHz.

Table 3. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

Table 4. Functionalities depending on the working mode (from Run/active down to standby) (1)(2)

			Low-	Low-		Stop	5	Standby
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
CPU	Y		Y					
Flash memory	0	0	0	0				
RAM	Y	Y	Y	Y	Υ			
Backup registers	Y	Y	Y	Y	Υ		Υ	
EEPROM	0	0	0	0				
Brown-out reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0			-	
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-	
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Υ	Y	Y	Y
High Speed Internal (HSI)	0	0			(3)			

STM32L081xx Functional overview

3.15.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.16 Communication interfaces

3.16.1 I²C bus

Up to three I²C interfaces (I2C1 and I2C3) can operate in multimaster or slave modes.

Each I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
	Analog filter	Digital filter			
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks			
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length			
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.			

Table 9. Comparison of I2C analog and digital filters

In addition, I2C1 and I2C3 provide hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1/I2C3 also have a clock domain independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to Table 10 for an overview of I2C interface features.

Table 10. STM32L081xx I²C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
7-bit addressing mode	Х	Х	Х
10-bit addressing mode	Х	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х	Х

Functional overview STM32L081xx

	•	•	
I2C features ⁽¹⁾	I2C1	I2C2	I2C3
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	X ⁽²⁾	Х
Independent clock	Х	-	Х
SMBus	Х	-	Х
Wakeup from STOP	Х	-	Х

Table 10. STM32L081xx I²C implementation (continued)

3.16.2 Universal synchronous/asynchronous receiver transmitter (USART)

The four USART interfaces (USART1, USART2, USART4 and USART5) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 and USART2 also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.

All USART interfaces can be served by the DMA controller.

Table 11 for the supported modes and features of USART interfaces.

USART modes/features ⁽¹⁾	USART1 and USART2	USART4 and USART5
Hardware flow control for modem	X	X
Continuous communication using DMA	X	Х
Multiprocessor communication	X	Х
Synchronous mode ⁽²⁾	X	Х
Smartcard mode	X	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	X	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	X	-
Modbus communication	Х	-
Auto baud rate detection (4 modes)	X	-
Driver Enable	X	Х

Table 11. USART implementation

^{1.} X = supported.

See Table 14: STM32L081xxx pin definition on page 35 for the list of I/Os that feature Fast Mode Plus capability

^{1.} X = supported.

^{2.} This mode allows using the USART as an SPI master.

Pin descriptions STM32L081xx




Figure 5. STM32L081xx UFQFPN32 pinout

- 1. The above figure shows the package top view.
- 2. I/O supplied by VDDIO2.

Table 13. Legend/abbreviations used in the pinout table

Nar	ne	Abbreviation Definition				
Pin n	Pin name Unless otherwise specified in brackets below the pin name, the pin function du and after reset is the same as the actual pin name					
		S	Supply pin			
Pin t	ype	I	Input only pin			
		I/O	Input / output pin			
		FT	5 V tolerant I/O			
		FTf 5 V tolerant I/O, FM+ capable				
I/O stru	ucture	TC Standard 3.3V I/O				
		B Dedicated BOOT0 pin				
		RST	Bidirectional reset pin with embedded weak pull-up resistor			
Notes Unless otherwise specified by a note, all I/Os are set as floating inputs duri			ed by a note, all I/Os are set as floating inputs during and			
Alterna function		Functions selected through GPIOx_AFR registers				
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers				

Pin descriptions STM32L081xx

Table 14. STM32L081xxx pin definition (continued)

i	Pin numbe						lition (continued)	
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
26	-	39	PB3	I/O	FT	-	SPI1_SCK, TIM2_CH2, EVENTOUT, USART1_RTS_DE, USART5_TX	COMP2_INM
27	26	40	PB4	I/O	FTf	-	SPI1_MISO, TIM3_CH1, TIM22_CH1, USART1_CTS, USART5_RX, I2C3_SDA	COMP2_INP
28	27	41	PB5	I/O	FT	-	SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA, TIM3_CH2/TIM22_CH2, USART1_CK, USART5_CK/USART5_ RTS_DE	COMP2_INP
29	28	42	PB6	I/O	FTf	-	USART1_TX, I2C1_SCL, LPTIM1_ETR,	COMP2_INP
30	29	43	PB7	I/O	FTf	-	USART1_RX, I2C1_SDA, LPTIM1_IN2, USART4_CTS	COMP2_INP, VREF_PVD_IN
31	30	44	воото	I		-	-	-
-	-	45	PB8	I/O	FTf	-	I2C1_SCL	-
-	-	46	PB9	I/O	FTf	-	EVENTOUT, I2C1_SDA, SPI2_NSS/I2S2_WS	-
32	31	47	VSS	S		-	-	-
-	32	48	VDD	S		-	-	-

 $^{1. \}quad \text{UFQFPN32 pinout differs from other STM32 devices except STM32L07xxx and STM32L8xxx}.$

AF7



AF0

AF1

AF5


AF6

		Aiv	Al I	A12	Aiv	Α τ	Aiv	7.0	Al /
	Port	SPI1/SPI2/I2S2/ USART1/2/ LPUART1/ LPTIM1 TIM2/21/22/ EVENTOUT/ SYS_AF	SPI1/SPI2/I2S2/ I2C1/TIM2/21	SPI1/SPI2/I2S2/ LPUART1/ USART5/LPTIM1/ TIM2/3/ EVENTOUT/ SYS_AF	I2C1/ EVENTOUT	I2C1/USART1/2/L PUART1/ TIM3/22/ EVENTOUT	SPI2/I2S2/I2C2/ USART1/ TIM2/21/22	I2C1/2/ LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT	I2C3/LPUART1/ COMP1/2/ TIM3
	PA0	-	-	TIM2_CH1	-	USART2_CTS	TIM2_ETR	USART4_TX	COMP1_OUT
	PA1	EVENTOUT	-	TIM2_CH2	-	USART2_RTS_D E	TIM21_ETR	USART4_RX	-
	PA2	TIM21_CH1	-	TIM2_CH3	-	USART2_TX	-	LPUART1_TX	COMP2_OUT
	PA3	TIM21_CH2	-	TIM2_CH4	-	USART2_RX	-	LPUART1_RX	-
	PA4	SPI1_NSS	-	-	-	USART2_CK	TIM22_ETR	-	-
	PA5	SPI1_SCK	-	TIM2_ETR	-		TIM2_CH1	-	-
	PA6	SPI1_MISO	-	TIM3_CH1	-	LPUART1_CTS	TIM22_CH1	EVENTOUT	COMP1_OUT
⋖	PA7	SPI1_MOSI	-	TIM3_CH2	-	-	TIM22_CH2	EVENTOUT	COMP2_OUT
Port A	PA8	MCO	-	-	EVENTOUT	USART1_CK	-	-	I2C3_SCL
	PA9	MCO	-	-	-	USART1_TX	-	I2C1_SCL	I2C3_SMBA
	PA10	-	-	-	-	USART1_RX	ı	I2C1_SDA	-
	PA11	SPI1_MISO	-	EVENTOUT	-	USART1_CTS	-	-	COMP1_OUT
	PA12	SPI1_MOSI	-	EVENTOUT	-	USART1_RTS_D E	-	-	COMP2_OUT
	PA13	SWDIO	-	-	-	-	-	LPUART1_RX	-
	PA14	SWCLK	-	-	-	USART2_TX	-	LPUART1_TX	
	PA15	SPI1_NSS	-	TIM2_ETR	EVENTOUT	USART2_RX	TIM2_CH1	USART4_RTS_D E	-


STM32L081xx Memory mapping

5 Memory mapping

Figure 6. Memory map



^{1.} Refer to the STM32L081xx reference manual for details on the Flash memory organization for each memory size.






Table 32. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditi	Тур	Max ⁽¹⁾	Unit	
		Independent watchdog and LSI enabled	$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0,855	1,70	μΑ
			T _A = 55 °C	-	2,90	
			T _A = 85 °C	-	3,30	
			T _A = 105 °C	-	4,10	
I _{DD}	Supply current in Standby		T _A = 125 °C	-	8,50	
(Standby)	mode	Independent watchdog and LSI off	$T_A = -40 \text{ to } 25^{\circ}\text{C}$	0,29	0,60	
			T _A = 55 °C	0,32	1,20	
			T _A = 85 °C	0,5	2,30	
			T _A = 105 °C	0,94	3,00	
			T _A = 125 °C	2,6	7,00	

^{1.} Guaranteed by characterization results at 125 °C, unless otherwise specified

Table 34. Peripheral current consumption in Run or Sleep mode⁽¹⁾ (continued)

		Typical	25 °C			
Peripheral		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	GPIOA	3.5	3	2.5	2.5	
	GPIOB	3.5	2.5	2	2.5	
Cortex-	GPIOC	8.5	6.5	5.5	7	μΑ/MHz
M0+ core I/O port	GPIOD	1	0.5	0.5	0.5	(f _{HCLK})
	GPIOE	8	6	5	6	
	GPIOH	1.5	1	1	0.5	
	CRC	1.5	1	1	1	
ALID	FLASH	0(3)	0(3)	0(3)	0(3)	μΑ/MHz
AHB	AES	0(3)	0(3)	0(3)	0 ⁽³⁾	(f _{HCLK})
	DMA1	10	8	6.5	8.5	
All enabled		204	162	130	202	μΑ/ΜΗz (f _{HCLK})
PWR		2.5	2	2	1	μΑ/ΜΗz (f _{HCLK})

Data based on differential I_{DD} measurement between all peripherals off an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

^{2.} HSI oscillator is off for this measure.

^{3.} Current consumption is negligible and close to 0 μA .

Table 43. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit	
		MSI range 0	0.75	-		
		MSI range 1	1	-		
		MSI range 2	1.5	-		
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-	μA	
		MSI range 4	4.5	-		
		MSI range 5	8	-		
		MSI range 6	15	-		
		MSI range 0	30	-		
		MSI range 1	20	-		
		MSI range 2	15	-		
		MSI range 3	10	-		
t	MSI oscillator startup time	MSI range 4	6	-	- μs	
t _{SU(MSI)}	ivisi oscillator startup time	MSI range 5	5	-		
		MSI range 6, Voltage range 1 and 2	3.5	-		
		MSI range 6, Voltage range 3	5	-		
		MSI range 0	-	40	-	
		MSI range 1	-	20		
		MSI range 2	ı	10		
		MSI range 3	ı	4		
t _{STAB(MSI)} ⁽²⁾	MSI oscillator stabilization time	MSI range 4	i	2.5	μs	
STAB(MSI)	Well oscillator stabilization time	MSI range 5	i	2	μο	
		MSI range 6, Voltage range 1 and 2	-	2		
		MSI range 3, Voltage range 3	-	3		
fo	MSI oscillator frequency overshoot	Any range to range 5	-	4	N 41 :	
f _{OVER(MSI)}	Mor oscillator frequency overshoot	Any range to range 6	-	6	MHz	

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Guaranteed by characterization results.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 49. EMI characteristics

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. frequency range at 32 MHz	Unit	
	Peak level	$V_{DD} = 3.6 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ compliant with IEC 61967-2	0.1 to 30 MHz	-7		
9			30 to 130 MHz	14	dΒμV	
S _{EMI}			130 MHz to 1 GHz	9		
			EMI Level	2	-	



6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 50. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1.	C4	500	V

^{1.} Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 51. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +125 °C conforming to JESD78A	II level A

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 23* and *Table 55*, respectively.

Unless otherwise specified, the parameters given in *Table 55* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

Table 55. I/O AC characteristics⁽¹⁾

OSPEEDRx[1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit	
	£	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	400	kHz	
00	f _{max(IO)out}	maximum frequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	100	KHZ	
00	t _{f(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	125		
	t _{r(IO)out}	Output rise and fail time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	320	ns	
	f	Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	2	MHz	
01	f _{max(IO)} out	Maximum nequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	0.6	IVII IZ	
01	t _{f(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	30	no	
	t _{r(IO)out}	Output rise and fail time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	65	ns	
	Е	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	10	MHz	
10	F _{max(IO)out}	waximum nequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	2		
10	t _{f(IO)out} t _{r(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	13	- ns	
		Output rise and fail time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	-	28		
	F _{max(IO)out}	Maximum frequency ⁽³⁾	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	35	- MHz	
11		waximum nequency.	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	10		
11	t _{f(IO)out} t _{r(IO)out}	Output rise and fall time	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	6		
		Output rise and fail time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V	′ - 17		ns	
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	1	MHz	
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.5 \text{ V to } 3.6 \text{ V}$	-	10		
Fm+	t _{r(IO)out}	Output rise time		-	30	ns	
configuration ⁽⁴⁾	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	350	KHz	
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 3.6 \text{ V}$	-	15	no	
	t _{r(IO)out}	Output rise time		-	60	ns	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	8	-	ns	

^{1.} The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.

^{2.} Guaranteed by design.

^{3.} The maximum frequency is defined in Figure 23.

^{4.} When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
4 (3)(5)	Calibration time	f _{ADC} = 16 MHz		μs		
t _{CAL} ⁽³⁾⁽⁵⁾	Calibration time	-	83			1/f _{ADC}
		ADC clock = HSI16	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-
W _{LATENCY} ⁽⁶⁾	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$		0.266		
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2$ 8.5			1/f _{PCLK}	
t _{latr} (3)		$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$		μs		
		$f_{ADC} = f_{PCLK}/4$ 16.5			1/f _{PCLK}	
		f _{ADC} = f _{HSI16} = 16 MHz	0.252	-	0.260	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI16}	-	1	-	1/f _{HSI16}
t _S ⁽³⁾	Committee	f _{ADC} = 16 MHz	0.093	-	10.03	μs
ls ^(*)	Sampling time	-	1.5	-	160.5	1/f _{ADC}
t _{UP_LDO} (3)(5)	Internal LDO power-up time	-	-	-	10	μs
t _{STAB} ⁽³⁾⁽⁵⁾ ADC stabilization time		-		14	•	1/f _{ADC}
t _{ConV} (3)	Total conversion time	f _{ADC} = 16 MHz, 12-bit resolution	0.875	ı	10.81	μs
ConV` ′	(including sampling time)	12-bit resolution	14 to 173 (t _S for sampling +12.5 for successive approximation)		1/f _{ADC}	

Table 57. ADC characteristics (continued)

- 5. This parameter only includes the ADC timing. It does not take into account register access latency.
- 6. This parameter specifies the latency to transfer the conversion result into the ADC_DR register. EOC bit is set to indicate the conversion is complete and has the same latency.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times In(2^{N+2})} - R_{ADC}$$

The simplified formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).



^{1.} V_{DDA} minimum value can be decreased in specific temperature conditions. Refer to Table 58: RAIN max for fADC = 16 MHz.

^{2.} A current consumption proportional to the APB clock frequency has to be added (see *Table 34: Peripheral current consumption in Run or Sleep mode*).

^{3.} Guaranteed by design.

Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 58: RAIN max for fADC = 16 MHz.

7.2 LQFP32 package information

SEATING PLANE С 0.25 mm GAUGE PLANE С CCC D F D1 D3 16 \blacksquare ⊞ --╨ Ш -------____9 PIN 1 **IDENTIFICATION** 5V_ME_V2


Figure 34. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

Package information STM32L081xx

7.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved