



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	40
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	6K x 8
RAM Size	20K × 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 13x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l081czt6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Introc	luction
2	Desci	ription
	2.1	Device overview
	2.2	Ultra-low-power device continuum 12
3	Funct	tional overview
	3.1	Low-power modes
	3.2	Interconnect matrix
	3.3	ARM® Cortex®-M0+ core with MPU
	3.4	Reset and supply management 19
		3.4.1 Power supply schemes
		3.4.2 Power supply supervisor
		3.4.3 Voltage regulator
	3.5	Clock management
	3.6	Low-power real-time clock and backup registers
	3.7	General-purpose inputs/outputs (GPIOs) 23
	3.8	Memories
	3.9	Boot modes
	3.10	Direct memory access (DMA) 25
	3.11	Analog-to-digital converter (ADC)
	3.12	Temperature sensor
		3.12.1 Internal voltage reference (V _{REFINT})
	3.13	Ultra-low-power comparators and reference voltage
	3.14	AES
	3.15	Timers and watchdogs 27
		3.15.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22)
		3.15.2 Low-power Timer (LPTIM)
		3.15.3 Basic timer (TIM6, TIM7)
		3.15.4 SysTick timer
		3.15.5 Independent watchdog (IWDG)
		3.15.6 Window watchdog (WWDG)



List of tables

Table 1.	Ultra-low-power STM32L081xx device features and peripheral counts	10
Table 2.	Functionalities depending on the operating power supply range	14
Table 3.	CPU frequency range depending on dynamic voltage scaling	15
Table 4.	Functionalities depending on the working mode	
	(from Run/active down to standby)	15
Table 5.	STM32L0xx peripherals interconnect matrix	
Table 6.	Temperature sensor calibration values	26
Table 7.	Internal voltage reference measured values	26
Table 8.	Timer feature comparison	27
Table 9.	Comparison of I2C analog and digital filters	29
Table 10.	STM32L081xx I ² C implementation	29
Table 11.	USART implementation	30
Table 12.	SPI/I2S implementation	31
Table 13.	Legend/abbreviations used in the pinout table	34
Table 14.	STM32L081xxx pin definition	35
Table 15.	Alternate functions port A	39
Table 16.	Alternate functions port B	40
Table 17.	Voltage characteristics	44
Table 18.	Current characteristics	45
Table 19.	Thermal characteristics.	45
Table 20.	General operating conditions	46
Table 21.	Embedded reset and power control block characteristics.	47
Table 22.	Embedded internal reference voltage calibration values	48
Table 23.	Embedded internal reference voltage	48
Table 24.	Current consumption in Run mode, code with data processing running from	50
	Flash memory	50
Table 24. Table 25.	Flash memory	
Table 25.	Flash memory	51
Table 25. Table 26.	Flash memory g Current consumption in Run mode vs code type, g code with data processing running from Flash memory g Current consumption in Run mode, code with data processing running from RAM g	51
Table 25.	Flash memory g Current consumption in Run mode vs code type, g code with data processing running from Flash memory g Current consumption in Run mode, code with data processing running from RAM g Current consumption in Run mode vs code type, g Current consumption in Run mode vs code type, g	51 52
Table 25. Table 26. Table 27.	Flash memory	51 52 53
Table 25. Table 26. Table 27. Table 28.	Flash memory	51 52 53 54
Table 25. Table 26. Table 27. Table 28. Table 29.	Flash memory g Current consumption in Run mode vs code type, g code with data processing running from Flash memory g Current consumption in Run mode, code with data processing running from RAM g Current consumption in Run mode vs code type, g code with data processing running from RAM g Current consumption in Sleep mode g Current consumption in Low-power run mode g	51 52 53 54 55
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30.	Flash memory g Current consumption in Run mode vs code type, g code with data processing running from Flash memory g Current consumption in Run mode, code with data processing running from RAM g Current consumption in Run mode vs code type, g code with data processing running from RAM g Current consumption in Sleep mode g Current consumption in Low-power run mode g Current consumption in Low-power sleep mode g	51 52 53 54 55 56
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31.	Flash memory g Current consumption in Run mode vs code type, g code with data processing running from Flash memory g Current consumption in Run mode, code with data processing running from RAM g Current consumption in Run mode vs code type, g code with data processing running from RAM g Current consumption in Run mode vs code type, g code with data processing running from RAM g Current consumption in Sleep mode g Current consumption in Low-power run mode g Current consumption in Low-power sleep mode g Typical and maximum current consumptions in Stop mode g	51 52 53 54 55 56 57
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32.	Flash memory Image: Second	51 52 53 54 55 56 57 58
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33.	Flash memory Image: Second	51 52 53 54 55 56 57 58 59
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 33.	Flash memory Image: Current consumption in Run mode vs code type, code with data processing running from Flash memory Image: Current consumption in Run mode, code with data processing running from RAM Current consumption in Run mode vs code type, Image: Code with data processing running from RAM Current consumption in Run mode vs code type, Image: Code with data processing running from RAM Current consumption in Sleep mode Image: Current consumption in Low-power run mode Current consumption in Low-power sleep mode Image: Current consumption in Low-power sleep mode Typical and maximum current consumptions in Stop mode Image: Current consumption during Wakeup Peripheral current consumption in Run or Sleep mode Image: Current consumption in Run or Sleep mode	51 52 53 54 55 56 57 58 59 60
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35.	Flash memory g Current consumption in Run mode vs code type, g code with data processing running from Flash memory g Current consumption in Run mode, code with data processing running from RAM g Current consumption in Run mode vs code type, g code with data processing running from RAM g Current consumption in Sleep mode g Current consumption in Low-power run mode g Current consumption in Low-power sleep mode g Typical and maximum current consumptions in Stop mode g Typical and maximum current consumptions in Standby mode g Peripheral current consumption in Run or Sleep mode g Peripheral current consumption in Stop and Standby mode g	51 52 53 54 55 56 57 58 59 60 62
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 33. Table 34. Table 35. Table 36.	Flash memory g Current consumption in Run mode vs code type, g code with data processing running from Flash memory g Current consumption in Run mode, code with data processing running from RAM g Current consumption in Run mode vs code type, g code with data processing running from RAM g Current consumption in Sleep mode g Current consumption in Low-power run mode g Current consumption in Low-power sleep mode g Current consumption in Low-power sleep mode g Typical and maximum current consumptions in Stop mode g Average current consumption during Wakeup g Peripheral current consumption in Run or Sleep mode g Current consumption in Stop and Standby mode g Current consumption in Stop and Standby mode g Current consumption in Stop and Standby mode g Peripheral current consumption in Stop and Standby mode g	51 52 53 54 55 56 57 58 59 60 62 62
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 33. Table 35. Table 36. Table 37.	Flash memory g Current consumption in Run mode vs code type, g code with data processing running from Flash memory g Current consumption in Run mode, code with data processing running from RAM g Current consumption in Run mode vs code type, g code with data processing running from RAM g Current consumption in Sleep mode g Current consumption in Low-power run mode g Current consumption in Low-power run mode g Current consumption in Low-power sleep mode g Typical and maximum current consumptions in Stop mode g Typical and maximum current consumptions in Standby mode g Average current consumption in Run or Sleep mode g Peripheral current consumption in Stop and Standby mode g High-speed external user clock characteristics g	51 52 53 55 55 55 57 58 50 62 62 64
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 33. Table 35. Table 36. Table 37. Table 38.	Flash memory Image: Current consumption in Run mode vs code type, code with data processing running from Flash memory Image: Current consumption in Run mode, code with data processing running from RAM Current consumption in Run mode, code with data processing running from RAM Image: Current consumption in Run mode vs code type, code with data processing running from RAM Image: Current consumption in Sleep mode Current consumption in Low-power run mode Image: Current consumption in Low-power sleep mode Current consumption in Low-power sleep mode Image: Current consumption in Low-power sleep mode Typical and maximum current consumptions in Stop mode Image: Current consumption during Wakeup Peripheral current consumption in Run or Sleep mode Image: Current consumption in Stop and Standby mode Peripheral current consumption in Stop and Standby mode Image: Current consumption in Stop and Standby mode High-speed external user clock characteristics Image: Current consumption in Stop and Standby mode	51 52 53 55 55 55 55 60 62 62 64 65
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39.	Flash memory Image: Current consumption in Run mode vs code type, code with data processing running from Flash memory Image: Current consumption in Run mode, code with data processing running from RAM Current consumption in Run mode vs code type, Image: Code with data processing running from RAM Current consumption in Run mode vs code type, Image: Code with data processing running from RAM Current consumption in Sleep mode Image: Current consumption in Low-power run mode Current consumption in Low-power sleep mode Image: Current consumption in Low-power sleep mode Typical and maximum current consumptions in Stop mode Image: Current consumption during Wakeup Peripheral current consumption in Run or Sleep mode Image: Current consumption in Stop and Standby mode Peripheral current consumption in Stop and Standby mode Image: Current consumption in Stop and Standby mode High-speed external user clock characteristics Image: Current consumption in Stop and Standby mode HSE oscillator characteristics Image: Current consumption in Stop and Standby mode	51 52 53 54 55 57 58 50 62 62 64 65 66
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 30.	Flash memory Securent consumption in Run mode vs code type, code with data processing running from Flash memory Securent consumption in Run mode, code with data processing running from RAM Current consumption in Run mode vs code type, Code with data processing running from RAM Current consumption in Sleep mode Securent consumption in Low-power run mode Current consumption in Low-power run mode Securent consumption in Low-power sleep mode Typical and maximum current consumptions in Stop mode Securent consumption during Wakeup Peripheral current consumption in Stop and Standby mode Securent consumption in Stop and Standby mode High-speed external user clock characteristics Securent consult in stop clock characteristics Low-speed external user clock characteristics Securent consult in stop clock characteristics Low-speed external user clock characteristics Securent consult in stop clock characteristics	51 52 53 55 55 57 58 60 62 66 66 66 67
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 40. Table 41.	Flash memory	51 52 53 55 55 55 55 60 62 64 66 66 67 68
Table 25. Table 26. Table 27. Table 28. Table 29. Table 30. Table 31. Table 32. Table 33. Table 34. Table 35. Table 36. Table 37. Table 38. Table 39. Table 30.	Flash memory Securent consumption in Run mode vs code type, code with data processing running from Flash memory Securent consumption in Run mode, code with data processing running from RAM Current consumption in Run mode vs code type, Code with data processing running from RAM Current consumption in Sleep mode Securent consumption in Low-power run mode Current consumption in Low-power run mode Securent consumption in Low-power sleep mode Typical and maximum current consumptions in Stop mode Securent consumption during Wakeup Peripheral current consumption in Stop and Standby mode Securent consumption in Stop and Standby mode High-speed external user clock characteristics Securent consult in stop clock characteristics Low-speed external user clock characteristics Securent consult in stop clock characteristics Low-speed external user clock characteristics Securent consult in stop clock characteristics	51 52 53 55 55 55 55 50 62 26 66 66 66 66 66 66 66 66 66 66 66





Figure 1. STM32L081xx block diagram



• Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USART/I2C/LPUART/LPTIMER wakeup events.

• Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 μ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Operating power supply range	Functionalities depending on the operating power supply range						
	ADC operation	ADC operation Dynamic voltage scaling range					
V _{DD} = 1.65 to 1.71 V	ADC only, conversion time up to 570 ksps	Range 2 or range 3	Degraded speed performance				
V _{DD} = 1.71 to 1.8 V ⁽¹⁾	V _{DD} = 1.71 to 1.8 V ⁽¹⁾ ADC only, conversion time up to 1.14 Msps		Degraded speed performance				
V_{DD} = 1.8 to 2.0 V ⁽¹⁾	Conversion time up to 1.14 Msps	Range1, range 2 or range 3	Degraded speed performance				



3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 29 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 84 GPIOs can be connected to the 16 configurable interrupt/event lines. The 13 other lines are connected to PVD, RTC, USARTs, I2C, LPUART, LPTIMER or comparator events.



These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2/TIM3, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.15.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.15.3 Basic timer (TIM6, TIM7)

These timers can be used as a generic 16-bit timebase.

3.15.4 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

3.15.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.



3.15.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.16 Communication interfaces

3.16.1 I²C bus

Up to three I²C interfaces (I2C1 and I2C3) can operate in multimaster or slave modes.

Each I²C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	 Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

 Table 9. Comparison of I2C analog and digital filters

In addition, I2C1 and I2C3 provide hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1/I2C3 also have a clock domain independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.

Refer to *Table 10* for an overview of I2C interface features.

Table 10. STM32L081xx I ² C implementat	ion
--	-----

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
7-bit addressing mode	Х	Х	Х
10-bit addressing mode	Х	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х	Х



Table 14.	STM	32L0	81xx	x pin	definition

I	Pin numbe	r						
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
1	-	1	VDD	S		-	-	-
-	-	2	PC13	I/O	FT	-	-	RTC_TAMP1/ RTC_TS/ RTC_OUT/WKUP2
2	1	3	PC14-OSC32_IN (PC14)	I/O	FT	-	-	OSC32_IN
3	2	4	PC15- OSC32_OUT (PC15)	I/O	тс	-	-	OSC32_OUT
-	-	5	PH0-OSC_IN (PH0)	I/O	тс	-	-	OSC_IN
-	-	6	PH1-OSC_OUT (PH1)	I/O	тс	-	-	OSC_OUT
4	3	7	NRST	I/O	-	-	-	-
-	4	8	VSSA	S	-	-	-	-
5	5	9	VDDA	S	-	-	-	-
6	6	10	PA0	I/O	ТТа	-	TIM2_CH1, USART2_CTS, TIM2_ETR, USART4_TX, COMP1_OUT	COMP1_INM, ADC_IN0, RTC_TAMP2/WKUP1
7	7	11	PA1	I/O	FT	-	EVENTOUT, TIM2_CH2, USART2_RTS_DE, TIM21_ETR, USART4_RX	COMP1_INP, ADC_IN1
8	8	12	PA2	I/O	FT	-	TIM21_CH1, TIM2_CH3, USART2_TX, LPUART1_TX, COMP2_OUT	COMP2_INM, ADC_IN2
9	9	13	PA3	I/O	FT	-	TIM21_CH2, TIM2_CH4, USART2_RX, LPUART1_RX	COMP2_INP, ADC_IN3



F	Pin numbe	r						
LQFP32	UFQFPN32 ⁽¹⁾	LQFP48	Pin name (function after reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	26	PB13	I/O	FTf	-	SPI2_SCK/I2S2_CK, MCO, LPUART1_CTS, I2C2_SCL, TIM21_CH1	-
-	-	27	PB14	I/O	FTf	-	SPI2_MISO/I2S2_MCK, RTC_OUT, LPUART1_RTS_DE, I2C2_SDA, TIM21_CH2	-
-	-	28	PB15	I/O	FT	-	SPI2_MOSI/I2S2_SD, RTC_REFIN	-
18	18	29	PA8	I/O	FTf	-	MCO, EVENTOUT, USART1_CK, I2C3_SCL	-
19	19	30	PA9	I/O	FTf	-	MCO, USART1_TX, I2C1_SCL, I2C3_SMBA	-
20	20	31	PA10	I/O	FTf	-	USART1_RX, I2C1_SDA	-
21	21	32	PA11	I/O	FT	-	SPI1_MISO, EVENTOUT, USART1_CTS, COMP1_OUT	-
22	22	33	PA12	I/O	FT	-	SPI1_MOSI, EVENTOUT, USART1_RTS_DE, COMP2_OUT	-
23	23	34	PA13	I/O	FT	-	SWDIO, LPUART1_RX	-
-	-	35	VSS	S	-	-	_	-
-	24	36	VDDIO2	S	-	-	-	-
24	25	37	PA14	I/O	FT	-	SWCLK, USART2_TX, LPUART1_TX	-
25	-	38	PA15	I/O	FT	-	SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1, USART4_RTS_DE	-

Table 14. STM32L081xxx pin definition (continued)



Symbol	Parameter	Conditio	on	fHCLK	Тур	Max ⁽¹⁾	Unit
				(MHz)	7 1	-	
			Range3,	1	190	250	
			Vcore=1.2 V	2	345	380	μA
			VOS[1:0]=11	4	650	670	
		f _{HSE} = f _{HCLK} up to	Range2,	4	0,8	0,86	
		16MHz included, f _{HSE} = f _{HCLK} /2 above	Vcore=1.5 V	8	1,55	1,7	mA
	Supply current in Run mode code executed from Flash memory	16 MHz (PLL ON) ⁽²⁾	VOS[1:0]=10	16	2,95	3,1	
			Range1, Vcore=1.8 V	8	1,9	2,1	
I _{DD} (Run				16	3,55	3,8	
from Flash memory)			VOS[1:0]=01	32	6,65	7,2	
memory)		MSI clock source	Range3, Vcore=1.2 V	0,065	39	130	
				0,524	115	210	μA
			VOS[1:0]=11	4,2	700	770	
		HSI clock source	Range2, Vcore=1.5 V VOS[1:0]=10	16	2,9	3,2	m۸
		(16MHz)		Range1, Vcore=1.8 V VOS[1:0]=01	32	7,15	7,4

Table 24. Current consumption in Run mode, code with data processing running from Flash memory

1. Guaranteed by characterization results at 125 °C, unless otherwise specified.

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



		Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C				
Peripheral		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	GPIOA	3.5	3	2.5	2.5	
	GPIOB	3.5	2.5	2	2.5	
Cortex-	GPIOC	8.5	6.5	5.5	7	µA/MHz
M0+ core I/O port	GPIOD	1	0.5	0.5	0.5	(f _{HCLK})
	GPIOE	8	6	5	6	
	GPIOH	1.5	1	1	0.5	
	CRC	1.5	1	1	1	
	FLASH	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	µA/MHz
AHB	AES	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	0 ⁽³⁾	(f _{HCLK})
	DMA1	10	8	6.5	8.5	
All enabled		204	162	130	202	µA/MHz (f _{HCLK})
PWR		2.5	2	2	1	µA/MHz (f _{HCLK})

Table 34. Periphe	ral current consum	ption in Run or Slee	ep mode ⁽¹⁾ (continued)

 Data based on differential I_{DD} measurement between all peripherals off an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

2. HSI oscillator is off for this measure.

3. Current consumption is negligible and close to 0 μ A.



Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 40*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾	Min ⁽²⁾	Тур	Max	Unit
f _{LSE}	LSE oscillator frequency		-	32.768	-	kHz
		LSEDRV[1:0]=00 lower driving capability	-	-	0.5	
G _m	Maximum critical crystal transconductance	LSEDRV[1:0]= 01 medium low driving capability	-	-	0.75	uA/V
		LSEDRV[1:0] = 10 medium high driving capability	-	-	1.7	μΑνν
		LSEDRV[1:0]=11 higher driving capability	-	-	2.7	
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	S

Table 40. LSE oscillator characteristics	(1)
--	-----

1. Guaranteed by design.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

3. Guaranteed by characterization results. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high- driver mode.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website <u>www.st.com</u>.





Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



6.3.7 Internal clock source characteristics

The parameters given in *Table 41* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

High-speed internal 16 MHz (HSI16) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI16 user-	Trimming code is not a multiple of 16	I	±0.4	0.7	%
TRIM	trimmed resolution	Trimming code is a multiple of 16	-	-	± 1.5	%
		V _{DDA} = 3.0 V, T _A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
	Accuracy of the factory-calibrated HSI16 oscillator	V_{DDA} = 3.0 V, T_A = 0 to 55 °C	-1.5	-	1.5	%
ACC .		V_{DDA} = 3.0 V, T_A = -10 to 70 °C	-2	-	2	%
ACC _{HSI16}		V_{DDA} = 3.0 V, T_A = -10 to 85 °C	-2.5	-	2	%
		V_{DDA} = 3.0 V, T_A = -10 to 105 °C	-4	-	2	%
		V _{DDA} = 1.65 V to 3.6 V T _A = - 40 to 125 °C	-5.45	-	3.25	%
t _{SU(HSI16)} ⁽²⁾	HSI16 oscillator startup time	-	-	3.7	6	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	100	140	μA

1. The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

2. Guaranteed by characterization results.

3. Guaranteed by test in production.



Figure 20. HSI16 minimum and maximum value versus temperature



6.3.8 PLL characteristics

The parameters given in *Table 44* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 20*.

Symbol	Parameter		Unit		
Symbol	Farameter	Min	Тур	Max ⁽¹⁾	Omit
£	PLL input clock ⁽²⁾	2	-	24	MHz
f _{PLL_IN}	PLL input clock duty cycle	45	-	55	%
f _{PLL_OUT}	PLL output clock	2	-	32	MHz
t _{LOCK}	PLL input = 16 MHz PLL VCO = 96 MHz	-	115	160	μs
Jitter	Cycle-to-cycle jitter	-		± 600	ps
I _{DDA} (PLL)	Current consumption on V _{DDA}	-	220	450	
I _{DD} (PLL)	Current consumption on V _{DD}	-	120	150	μA

1. Guaranteed by characterization results.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT} .

6.3.9 Memory characteristics

RAM memory

Table 45.	RAM and	l hardware	registers
		a maranaro	registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Table 46. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	V
+	Programming time for	Erasing	-	3.28	3.94	ms
t _{prog}	word or half-page	Programming	-	3.28	3.94	1115



Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
	Average current during the whole programming / erase operation		-	500	700	μA
I _{DD}	Maximum current (peak) during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	1.5	2.5	mA

 Table 46. Flash memory and data EEPROM characteristics

1. Guaranteed by design.

Symbol	Parameter	Conditions	Value	Unit	
Symbol	Farameter	Conditions	Min ⁽¹⁾	Unit	
N _{CYC} ⁽²⁾	Cycling (erase / write) Program memory	T _A = -40°C to 105 °C	10		
	Cycling (erase / write) EEPROM data memory		100	kcycles	
	Cycling (erase / write) Program memory	−T _A = -40°C to 125 °C	0.2		
	Cycling (erase / write) EEPROM data memory	$T_{A} = -40 \ \text{C} \ \text{to} \ 125 \ \text{C}$	2		
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	-Т _{вет} = +85 °С	30		
t _{RET} ⁽²⁾	Data retention (EEPROM data memory) after 100 kcycles at $T_A = 85 \text{ °C}$	TRET - 105 C	30		
	Data retention (program memory) after 10 kcycles at T _A = 105 °C	-T _{RFT} = +105 °C	- 10	years	
	Data retention (EEPROM data memory) after 100 kcycles at $T_A = 105 ^{\circ}\text{C}$	TRET - +105 C			
	Data retention (program memory) after 200 cycles at T _A = 125 °C	T - +125 °C			
	Data retention (EEPROM data memory) after 2 kcycles at T _A = 125 °C	T _{RET} = +125 °C			

Table 47. Flash memory and data EEPROM endurance and retention

1. Guaranteed by characterization results.

2. Characterization is done according to JEDEC JESD22-A117.





Figure 24. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

 The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 56. Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 20: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
V _{DDA}	Analog supply voltage for	Fast channel	1.65	-	3.6	- v	
	ADC on	Standard channel	1.75 ⁽¹⁾	-	3.6		
I _{DDA (ADC)}	Current consumption of the ADC on V_{DDA}	1.14 Msps	-	200	-		
		10 ksps	-	40	-		
	Current consumption of the ADC on $V_{DD}^{(2)}$	1.14 Msps	-	70	-	- μΑ	
		10 ksps	-	1	-		
	ADC clock frequency	Voltage scaling Range 1	0.14	-	16	MHz	
f _{ADC}		Voltage scaling Range 2	0.14	-	8		
		Voltage scaling Range 3	0.14	-	4		
f _S ⁽³⁾	Sampling rate	12-bit resolution	0.01	-	1.14	MHz	
f _{TRIG} ⁽³⁾	External trigger frequency	f _{ADC} = 16 MHz, 12-bit resolution	-	-	941	kHz	
1110		-	-	-	17	1/f _{ADC}	
V _{AIN}	Conversion voltage range	-	0	-	V _{DDA}	V	
R _{AIN} ⁽³⁾	External input impedance	See <i>Equation 1</i> and <i>Table 58</i> for details	-	-	50	kΩ	
R _{ADC} ⁽³⁾⁽⁴⁾	Sampling switch resistance	-	-	-	1	kΩ	
C _{ADC} ⁽³⁾	Internal sample and hold capacitor	-	-	-	8	pF	

Table 57. ADC characteristics





Figure 25. ADC accuracy characteristics





^{1.} Refer to Table 57: ADC characteristics for the values of RAIN, RADC and CADC.

C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

6.3.16 Temperature sensor characteristics

Table 60. Temperature sensor calibration values

Calibration value name	Description	Memory address	
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B	
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C, V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F	



Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit	
V _{DDA}	Analog supply voltage	-	1.65	-	3.6	V	
V _{IN}	Comparator 2 input voltage range	-	0	-	V _{DDA}	V	
+	Comparator startup time	Fast mode	-	15	20	μs	
t _{start}		Slow mode	-	20	25		
+	Propagation delay ⁽²⁾ in slow mode	$1.65~V \leq V_{DDA} \leq 2.7~V$	-	1.8	3.5		
t _{d slow}		$2.7~V \leq V_{DDA} \leq 3.6~V$	-	2.5	6		
+	Propagation delay ⁽²⁾ in fast mode	$1.65~V \leq V_{DDA} \leq 2.7~V$	-	0.8	2		
t _{d fast}		$2.7~V \leq V_{DDA} \leq 3.6~V$	-	1.2	4		
V _{offset}	Comparator offset error		-	±4	±20	mV	
dThreshold/ dt	Threshold voltage temperature coefficient	berature $\begin{cases} V_{DDA} = 3.3V, T_A = 0 \text{ to } 50 \text{ °C}, \\ V- = V_{REFINT}, \\ 3/4 V_{REFINT}, \\ 1/2 V_{REFINT}, \\ 1/4 V_{REFINT}. \end{cases}$		15	30	ppm /°C	
1	Current consumption ⁽³⁾	Fast mode	-	3.5	5	μA	
I _{COMP2}		Slow mode	-	0.5	2		

Table 63. Comparator 2 characteristics

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.



package mechanical data							
Symbol	millimeters		inches ⁽¹⁾				
	Min	Тур	Max	Min	Тур	Мах	
А	0.500	0.550	0.600	0.0197	0.0217	0.0236	
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020	
A3	-	0.152	-	-	0.0060	-	
b	0.180	0.230	0.280	0.0071	0.0091	0.0110	
D	4.900	5.000	5.100	0.1929	0.1969	0.2008	
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417	
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417	
E	4.900	5.000	5.100	0.1929	0.1969	0.2008	
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417	
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417	
е	-	0.500	-	-	0.0197	-	
L	0.300	0.400	0.500	0.0118	0.0157	0.0197	
ddd	-	-	0.080	-	-	0.0031	

Table 73. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flatpackage mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

