




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                       |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                              |
| Number of LABs/CLBs            | 4964                                                                                                                                  |
| Number of Logic Elements/Cells | 118143                                                                                                                                |
| Total RAM Bits                 | 8315904                                                                                                                               |
| Number of I/O                  | 260                                                                                                                                   |
| Number of Gates                | -                                                                                                                                     |
| Voltage - Supply               | 0.87V ~ 0.93V                                                                                                                         |
| Mounting Type                  | Surface Mount                                                                                                                         |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                       |
| Package / Case                 | 572-BGA, FCBGA                                                                                                                        |
| Supplier Device Package        | 572-FBGA, FC (25x25)                                                                                                                  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep2agx125df25c6n">https://www.e-xfl.com/product-detail/intel/ep2agx125df25c6n</a> |

**Table 1-6. Recommended Operating Conditions for Arria II GZ Devices (Note 6) (Part 2 of 2)**

| Symbol                  | Description                                  | Condition             | Minimum    | Typical     | Maximum | Unit |
|-------------------------|----------------------------------------------|-----------------------|------------|-------------|---------|------|
| $V_{CCL\_GXBLn}$<br>(3) | Transceiver clock power (left side)          | —                     | 1.05       | 1.1         | 1.15    | V    |
| $V_{CCL\_GXBRn}$<br>(3) | Transceiver clock power (right side)         | —                     | 1.05       | 1.1         | 1.15    | V    |
| $V_{CCH\_GXBLn}$<br>(3) | Transmitter output buffer power (left side)  | —                     | 1.33/1.425 | 1.4/1.5 (5) | 1.575   | V    |
| $V_{CCH\_GXBRn}$<br>(3) | Transmitter output buffer power (right side) | —                     |            |             |         |      |
| $T_J$                   | Operating junction temperature               | Commercial            | 0          | —           | 85      | °C   |
|                         |                                              | Industrial            | –40        | —           | 100     | °C   |
| $t_{RAMP}$              | Power supply ramp time                       | Normal POR (PORSEL=0) | 0.05       | —           | 100     | ms   |
|                         |                                              | Fast POR (PORSEL=1)   | 0.05       | —           | 4       | ms   |

**Notes to Table 1-6:**

- (1) Altera recommends a 3.0-V nominal battery voltage when connecting  $V_{CCBAT}$  to a battery for volatile key backup. If you do not use the volatile security key, you may connect the  $V_{CCBAT}$  to either GND or a 3.0-V power supply.
- (2)  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.
- (3)  $n = 0, 1, \text{ or } 2$ .
- (4)  $V_{CCA\_L/R}$  must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR), or both, are configured at a base data rate  $> 4.25$  Gbps. For data rates up to 4.25 Gbps, you can connect  $V_{CCA\_L/R}$  to either 3.0 V or 2.5 V.
- (5)  $V_{CCH\_GXBL/R}$  must be connected to a 1.4-V supply if the transmitter channel data rate is  $> 6.5$  Gbps. For data rates up to 6.5 Gbps, you can connect  $V_{CCH\_GXBL/R}$  to either 1.4 V or 1.5 V.
- (6) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.

## DC Characteristics

This section lists the supply current, I/O pin leakage current, on-chip termination (OCT) accuracy and variation, input pin capacitance, internal weak pull-up and pull-down resistance, hot socketing, and Schmitt trigger input specifications.

### Supply Current

Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Because these currents vary largely with the resources used, use the Microsoft Excel-based Early Power Estimator (EPE) to get supply current estimates for your design.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter.

Table 1-10 lists the bus hold specifications for Arria II GZ devices.

**Table 1-10. Bus Hold Parameters for Arria II GZ Devices**

| Parameter                        | Symbol            | Cond.                                       | V <sub>CCIO</sub> (V) |      |       |      |       |      |       |      |       |      | Unit |
|----------------------------------|-------------------|---------------------------------------------|-----------------------|------|-------|------|-------|------|-------|------|-------|------|------|
|                                  |                   |                                             | 1.2                   |      | 1.5   |      | 1.8   |      | 2.5   |      | 3.0   |      |      |
|                                  |                   |                                             | Min                   | Max  | Min   | Max  | Min   | Max  | Min   | Max  | Min   | Max  |      |
| Bus-hold Low sustaining current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub><br>(max.) | 22.5                  | —    | 25.0  | —    | 30.0  | —    | 50.0  | —    | 70.0  | —    | μA   |
| Bus-hold High sustaining current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IH</sub><br>(min.) | -22.5                 | —    | -25.0 | —    | -30.0 | —    | -50.0 | —    | -70.0 | —    | μA   |
| Bus-hold Low overdrive current   | I <sub>ODL</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>    | —                     | 120  | —     | 160  | —     | 200  | —     | 300  | —     | 500  | μA   |
| Bus-hold High overdrive current  | I <sub>ODH</sub>  | 0V < V <sub>IN</sub> < V <sub>CCIO</sub>    | —                     | -120 | —     | -160 | —     | -200 | —     | -300 | —     | -500 | μA   |
| Bus-hold trip point              | V <sub>TRIP</sub> | —                                           | 0.45                  | 0.95 | 0.50  | 1.00 | 0.68  | 1.07 | 0.70  | 1.70 | 0.80  | 2.00 | V    |

### OCT Specifications

Table 1-11 lists the Arria II GX device and differential OCT with and without calibration accuracy.

**Table 1-11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 1 of 2)**

| Symbol                                        | Description                                 | Conditions (V)                       | Calibration Accuracy |            | Unit |
|-----------------------------------------------|---------------------------------------------|--------------------------------------|----------------------|------------|------|
|                                               |                                             |                                      | Commercial           | Industrial |      |
| 25- $\Omega$ $R_S$<br>3.0, 2.5                | 25- $\Omega$ series OCT without calibration | $V_{CCIO} = 3.0, 2.5$                | $\pm 30$             | $\pm 40$   | %    |
| 50- $\Omega$ $R_S$<br>3.0, 2.5                | 50- $\Omega$ series OCT without calibration | $V_{CCIO} = 3.0, 2.5$                | $\pm 30$             | $\pm 40$   | %    |
| 25- $\Omega$ $R_S$<br>1.8                     | 25- $\Omega$ series OCT without calibration | $V_{CCIO} = 1.8$                     | $\pm 40$             | $\pm 50$   | %    |
| 50- $\Omega$ $R_S$<br>1.8                     | 50- $\Omega$ series OCT without calibration | $V_{CCIO} = 1.8$                     | $\pm 40$             | $\pm 50$   | %    |
| 25- $\Omega$ $R_S$<br>1.5, 1.2                | 25- $\Omega$ series OCT without calibration | $V_{CCIO} = 1.5, 1.2$                | $\pm 50$             | $\pm 50$   | %    |
| 50- $\Omega$ $R_S$<br>1.5, 1.2                | 50- $\Omega$ series OCT without calibration | $V_{CCIO} = 1.5, 1.2$                | $\pm 50$             | $\pm 50$   | %    |
| 25- $\Omega$ $R_S$<br>3.0, 2.5, 1.8, 1.5, 1.2 | 25- $\Omega$ series OCT with calibration    | $V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$ | $\pm 10$             | $\pm 10$   | %    |

**Table 1-11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 2 of 2)**

| Symbol                                   | Description                                      | Conditions (V)                          | Calibration Accuracy |            | Unit |
|------------------------------------------|--------------------------------------------------|-----------------------------------------|----------------------|------------|------|
|                                          |                                                  |                                         | Commercial           | Industrial |      |
| 50-Ω $R_S$<br>3.0, 2.5, 1.8, 1.5,<br>1.2 | 50-Ω series OCT<br>with calibration              | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | ± 10                 | ± 10       | %    |
| 100-Ω $R_D$<br>2.5                       | 100-Ω differential<br>OCT without<br>calibration | $V_{CCIO} = 2.5$                        | ± 30                 | ± 30       | %    |

**Note to Table 1-11:**

(1) OCT with calibration accuracy is valid at the time of calibration only.

Table 1-12 lists the OCT termination calibration accuracy specifications for Arria II GZ devices.

**Table 1-12. OCT with Calibration Accuracy Specifications for Arria II GZ Devices (Note 1)**

| Symbol                                                          | Description                                                                                   | Conditions (V)                          | Calibration Accuracy |       |       | Unit |
|-----------------------------------------------------------------|-----------------------------------------------------------------------------------------------|-----------------------------------------|----------------------|-------|-------|------|
|                                                                 |                                                                                               |                                         | C2                   | C3,I3 | C4,I4 |      |
| 25-Ω $R_S$<br>3.0, 2.5, 1.8, 1.5,<br>1.2 (2)                    | 25-Ω series OCT<br>with calibration                                                           | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | ± 8                  | ± 8   | ± 8   | %    |
| 50-Ω $R_S$<br>3.0, 2.5, 1.8, 1.5,<br>1.2                        | 50-Ω internal series<br>OCT with calibration                                                  | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | ± 8                  | ± 8   | ± 8   | %    |
| 50-Ω $R_T$<br>2.5, 1.8, 1.5, 1.2                                | 50-Ω internal parallel<br>OCT with calibration                                                | $V_{CCIO} = 2.5, 1.8,$<br>1.5, 1.2      | ± 10                 | ± 10  | ± 10  | %    |
| 20-Ω, 40-Ω, and<br>60-Ω $R_S$<br>3.0, 2.5, 1.8, 1.5,<br>1.2 (3) | 20-Ω, 40-Ω and<br>60-Ω $R_S$ expanded<br>range for internal<br>series OCT with<br>calibration | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | ± 10                 | ± 10  | ± 10  | %    |
| 25-Ω $R_{S\_left\_shift}$<br>3.0, 2.5, 1.8, 1.5,<br>1.2         | 25-Ω $R_{S\_left\_shift}$<br>internal left shift<br>series OCT with<br>calibration            | $V_{CCIO} = 3.0, 2.5,$<br>1.8, 1.5, 1.2 | ± 10                 | ± 10  | ± 10  | %    |

**Notes to Table 1-12:**

- (1) OCT calibration accuracy is valid at the time of calibration only.  
 (2) 25-Ω  $R_S$  is not supported for 1.5 V and 1.2 V in Row I/O.  
 (3) 20-Ω  $R_S$  is not supported for 1.5 V and 1.2 V in Row I/O.

Use the following with Equation 1-1:

- $R_{SCAL}$  is the OCT resistance value at power up.
- $\Delta T$  is the variation of temperature with respect to the temperature at power up.
- $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power up.
- $dR/dT$  is the percentage change of  $R_{SCAL}$  with temperature.
- $dR/dV$  is the percentage change of  $R_{SCAL}$  with voltage.

Table 1-14 lists the OCT variation with temperature and voltage after power-up calibration for Arria II GX devices.

**Table 1-14. OCT Variation after Power-up Calibration for Arria II GX Devices**

| Nominal Voltage $V_{CCIO}$ (V) | $dR/dT$ (%/°C) | $dR/dV$ (%/mV) |
|--------------------------------|----------------|----------------|
| 3.0                            | 0.262          | 0.035          |
| 2.5                            | 0.234          | 0.039          |
| 1.8                            | 0.219          | 0.086          |
| 1.5                            | 0.199          | 0.136          |
| 1.2                            | 0.161          | 0.288          |

Table 1-15 lists the OCT variation with temperature and voltage after power-up calibration for Arria II GZ devices.

**Table 1-15. OCT Variation after Power-Up Calibration for Arria II GZ Devices (Note 1)**

| Nominal Voltage, $V_{CCIO}$ (V) | $dR/dT$ (%/°C) | $dR/dV$ (%/mV) |
|---------------------------------|----------------|----------------|
| 3.0                             | 0.189          | 0.0297         |
| 2.5                             | 0.208          | 0.0344         |
| 1.8                             | 0.266          | 0.0499         |
| 1.5                             | 0.273          | 0.0744         |
| 1.2                             | 0.317          | 0.1241         |

**Note to Table 1-15:**

(1) Valid for  $V_{CCIO}$  range of  $\pm 5\%$  and temperature range of 0° to 85°C.

### Pin Capacitance

Table 1-16 lists the pin capacitance for Arria II GX devices.

**Table 1-16. Pin Capacitance for Arria II GX Devices**

| Symbol   | Description                                                                                                                      | Typical | Unit |
|----------|----------------------------------------------------------------------------------------------------------------------------------|---------|------|
| $C_{IO}$ | Input capacitance on I/O pins, dual-purpose pins (differential I/O, clock, $R_{up}$ , $R_{dn}$ ), and dedicated clock input pins | 7       | pF   |

**Table 1–23. Single-Ended I/O Standards for Arria II GZ Devices (Part 2 of 2)**

| I/O Standard | $V_{CCIO}$ (V) |     |      | $V_{IL}$ (V) |                        | $V_{IH}$ (V)           |                  | $V_{OL}$ (V)           | $V_{OH}$ (V)           | $I_{OL}$ (mA) | $I_{OH}$ (mA) |
|--------------|----------------|-----|------|--------------|------------------------|------------------------|------------------|------------------------|------------------------|---------------|---------------|
|              | Min            | Typ | Max  | Min          | Max                    | Min                    | Max              | Max                    | Min                    |               |               |
| 1.2 V        | 1.14           | 1.2 | 1.26 | -0.3         | $0.35 \times V_{CCIO}$ | $0.65 \times V_{CCIO}$ | $V_{CCIO} + 0.3$ | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 2             | -2            |
| 3.0-V PCI    | 2.85           | 3   | 3.15 | —            | $0.3 \times V_{CCIO}$  | $0.5 \times V_{CCIO}$  | 3.6              | $0.1 \times V_{CCIO}$  | $0.9 \times V_{CCIO}$  | 1.5           | -0.5          |
| 3.0-V PCI-X  | 2.85           | 3   | 3.15 | —            | $0.35 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$  | —                | $0.1 \times V_{CCIO}$  | $0.9 \times V_{CCIO}$  | 1.5           | -0.5          |

Table 1–24 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GX devices.

**Table 1–24. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GX Devices**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{REF}$ (V)          |                       |                        | $V_{TT}$ (V)           |                       |                        |
|---------------------|----------------|-----|-------|------------------------|-----------------------|------------------------|------------------------|-----------------------|------------------------|
|                     | Min            | Typ | Max   | Min                    | Typ                   | Max                    | Min                    | Typ                   | Max                    |
| SSTL-2 Class I, II  | 2.375          | 2.5 | 2.625 | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | $V_{REF} - 0.04$       | $V_{REF}$             | $V_{REF} + 0.04$       |
| SSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.833                  | 0.9                   | 0.969                  | $V_{REF} - 0.04$       | $V_{REF}$             | $V_{REF} + 0.04$       |
| SSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | $0.47 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.53 \times V_{CCIO}$ | $0.47 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.53 \times V_{CCIO}$ |
| HSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.85                   | 0.9                   | 0.95                   | 0.85                   | 0.9                   | 0.95                   |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.71                   | 0.75                  | 0.79                   | 0.71                   | 0.75                  | 0.79                   |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26  | $0.48 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.52 \times V_{CCIO}$ | —                      | $V_{CCIO}/2$          | —                      |

Table 1–25 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GZ devices.

**Table 1–25. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GZ Devices**

| I/O Standard        | $V_{CCIO}$ (V) |     |       | $V_{REF}$ (V)          |                       |                        | $V_{TT}$ (V)           |              |                        |
|---------------------|----------------|-----|-------|------------------------|-----------------------|------------------------|------------------------|--------------|------------------------|
|                     | Min            | Typ | Max   | Min                    | Typ                   | Max                    | Min                    | Typ          | Max                    |
| SSTL-2 Class I, II  | 2.375          | 2.5 | 2.625 | $0.49 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.51 \times V_{CCIO}$ | $V_{REF} - 0.04$       | $V_{REF}$    | $V_{REF} + 0.04$       |
| SSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.833                  | 0.9                   | 0.969                  | $V_{REF} - 0.04$       | $V_{REF}$    | $V_{REF} + 0.04$       |
| SSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | $0.47 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.53 \times V_{CCIO}$ | $0.47 \times V_{CCIO}$ | $V_{REF}$    | $0.53 \times V_{CCIO}$ |
| HSTL-18 Class I, II | 1.71           | 1.8 | 1.89  | 0.85                   | 0.9                   | 0.95                   | —                      | $V_{CCIO}/2$ | —                      |
| HSTL-15 Class I, II | 1.425          | 1.5 | 1.575 | 0.68                   | 0.75                  | 0.9                    | —                      | $V_{CCIO}/2$ | —                      |
| HSTL-12 Class I, II | 1.14           | 1.2 | 1.26  | $0.47 \times V_{CCIO}$ | $0.5 \times V_{CCIO}$ | $0.53 \times V_{CCIO}$ | —                      | $V_{CCIO}/2$ | —                      |

Table 1-26 lists the single-ended SSTL and HSTL I/O standard signal specifications for Arria II GX devices.

**Table 1-26. Single-Ended SSTL and HSTL I/O Standard Signal Specifications for Arria II GX Devices**

| I/O Standard     | $V_{IL(DC)} (V)$ |                   | $V_{IH(DC)} (V)$  |                   | $V_{IL(AC)} (V)$  | $V_{IH(AC)} (V)$  | $V_{OL} (V)$           | $V_{OH} (V)$           | $I_{OL} (mA)$ | $I_{OH} (mA)$ |
|------------------|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------------|------------------------|---------------|---------------|
|                  | Min              | Max               | Min               | Max               | Max               | Min               | Max                    | Min                    |               |               |
| SSTL-2 Class I   | -0.3             | $V_{REF} - 0.18$  | $V_{REF} + 0.18$  | $V_{CCIO} + 0.3$  | $V_{REF} - 0.35$  | $V_{REF} + 0.35$  | $V_{TT} - 0.57$        | $V_{TT} + 0.57$        | 8.1           | -8.1          |
| SSTL-2 Class II  | -0.3             | $V_{REF} - 0.18$  | $V_{REF} + 0.18$  | $V_{CCIO} + 0.3$  | $V_{REF} - 0.35$  | $V_{REF} + 0.35$  | $V_{TT} - 0.76$        | $V_{TT} + 0.76$        | 16.4          | -16.4         |
| SSTL-18 Class I  | -0.3             | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCIO} + 0.3$  | $V_{REF} - 0.25$  | $V_{REF} + 0.25$  | $V_{TT} - 0.475$       | $V_{TT} + 0.475$       | 6.7           | -6.7          |
| SSTL-18 Class II | -0.3             | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCIO} + 0.3$  | $V_{REF} - 0.25$  | $V_{REF} + 0.25$  | 0.28                   | $V_{CCIO} - 0.28$      | 13.4          | -13.4         |
| SSTL-15 Class I  | -0.3             | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | $V_{CCIO} + 0.3$  | $V_{REF} - 0.175$ | $V_{REF} + 0.175$ | $0.2 \times V_{CCIO}$  | $0.8 \times V_{CCIO}$  | 8             | -8            |
| SSTL-15 Class II | -0.3             | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | $V_{CCIO} + 0.3$  | $V_{REF} - 0.175$ | $V_{REF} + 0.175$ | $0.2 \times V_{CCIO}$  | $0.8 \times V_{CCIO}$  | 16            | -16           |
| HSTL-18 Class I  | -0.3             | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | $V_{CCIO} + 0.3$  | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 0.4                    | $V_{CCIO} - 0.4$       | 8             | -8            |
| HSTL-18 Class II | -0.3             | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | $V_{CCIO} + 0.3$  | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 0.4                    | $V_{CCIO} - 0.4$       | 16            | -16           |
| HSTL-15 Class I  | -0.3             | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | $V_{CCIO} + 0.3$  | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 0.4                    | $V_{CCIO} - 0.4$       | 8             | -8            |
| HSTL-15 Class II | -0.3             | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | $V_{CCIO} + 0.3$  | $V_{REF} - 0.2$   | $V_{REF} + 0.2$   | 0.4                    | $V_{CCIO} - 0.4$       | 16            | -16           |
| HSTL-12 Class I  | -0.15            | $V_{REF} - 0.08$  | $V_{REF} + 0.08$  | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 8             | -8            |
| HSTL-12 Class II | -0.15            | $V_{REF} - 0.08$  | $V_{REF} + 0.08$  | $V_{CCIO} + 0.15$ | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | $0.25 \times V_{CCIO}$ | $0.75 \times V_{CCIO}$ | 14            | -14           |

Table 1-27 lists the single-ended SSTL and HSTL I/O standard signal specifications for Arria II GZ devices.

**Table 1-27. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Arria II GZ Devices (Part 1 of 2)**

| I/O Standard     | $V_{IL(DC)} (V)$ |                   | $V_{IH(DC)} (V)$  |                  | $V_{IL(AC)} (V)$  | $V_{IH(AC)} (V)$  | $V_{OL} (V)$          | $V_{OH} (V)$          | $I_{OL} (mA)$ | $I_{OH} (mA)$ |
|------------------|------------------|-------------------|-------------------|------------------|-------------------|-------------------|-----------------------|-----------------------|---------------|---------------|
|                  | Min              | Max               | Min               | Max              | Max               | Min               | Max                   | Min                   |               |               |
| SSTL-2 Class I   | -0.3             | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | $V_{CCIO} + 0.3$ | $V_{REF} - 0.31$  | $V_{REF} + 0.31$  | $V_{TT} - 0.57$       | $V_{TT} + 0.57$       | 8.1           | -8.1          |
| SSTL-2 Class II  | -0.3             | $V_{REF} - 0.15$  | $V_{REF} + 0.15$  | $V_{CCIO} + 0.3$ | $V_{REF} - 0.31$  | $V_{REF} + 0.31$  | $V_{TT} - 0.76$       | $V_{TT} + 0.76$       | 16.2          | -16.2         |
| SSTL-18 Class I  | -0.3             | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCIO} + 0.3$ | $V_{REF} - 0.25$  | $V_{REF} + 0.25$  | $V_{TT} - 0.475$      | $V_{TT} + 0.475$      | 6.7           | -6.7          |
| SSTL-18 Class II | -0.3             | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCIO} + 0.3$ | $V_{REF} - 0.25$  | $V_{REF} + 0.25$  | 0.28                  | $V_{CCIO} - 0.28$     | 13.4          | -13.4         |
| SSTL-15 Class I  | —                | $V_{REF} - 0.1$   | $V_{REF} + 0.1$   | —                | $V_{REF} - 0.175$ | $V_{REF} + 0.175$ | $0.2 \times V_{CCIO}$ | $0.8 \times V_{CCIO}$ | 8             | -8            |

Table 1–33 lists the differential I/O standard specifications for Arria II GZ devices.

**Table 1–33. Differential I/O Standard Specifications for Arria II GZ Devices (Note 1)**

| I/O Standard<br>(2) | V <sub>CCIO</sub> (V) |     |       | V <sub>ID</sub> (mV) |                          |     | V <sub>ICM(DC)</sub> (V) |           | V <sub>OD</sub> (V) (3) |     |     | V <sub>OCM</sub> (V) (3) |      |       |
|---------------------|-----------------------|-----|-------|----------------------|--------------------------|-----|--------------------------|-----------|-------------------------|-----|-----|--------------------------|------|-------|
|                     | Min                   | Typ | Max   | Min                  | Cond.                    | Max | Min                      | Max       | Min                     | Typ | Max | Min                      | Typ  | Max   |
| 2.5 V LVDS (HIO)    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.8       | 0.247                   | —   | 0.6 | 1.125                    | 1.25 | 1.375 |
| 2.5 V LVDS (VIO)    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.8       | 0.247                   | —   | 0.6 | 1                        | 1.25 | 1.5   |
| RSDS (HIO)          | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | 1.4       | 0.1                     | 0.2 | 0.6 | 0.5                      | 1.2  | 1.4   |
| RSDS (VIO)          | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | 1.4       | 0.1                     | 0.2 | 0.6 | 0.5                      | 1.2  | 1.5   |
| Mini-LVDS (HIO)     | 2.375                 | 2.5 | 2.625 | 200                  | —                        | 600 | 0.4                      | 1.32<br>5 | 0.25                    | —   | 0.6 | 1                        | 1.2  | 1.4   |
| Mini-LVDS (VIO)     | 2.375                 | 2.5 | 2.625 | 200                  | —                        | 600 | 0.4                      | 1.32<br>5 | 0.25                    | —   | 0.6 | 1                        | 1.2  | 1.5   |
| LVPECL              | 2.375                 | 2.5 | 2.625 | 300                  | —                        | —   | 0.6                      | 1.8       | —                       | —   | —   | —                        | —    | —     |
| BLVDS (4)           | 2.375                 | 2.5 | 2.625 | 100                  | —                        | —   | —                        | —         | —                       | —   | —   | —                        | —    | —     |

**Notes to Table 1–33:**

- (1) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–21.
- (2) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (3) R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.
- (4) There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. These specifications depend on the system topology.

## Power Consumption for the Arria II Device Family

Altera offers two ways to estimate power for a design:

- Using the Microsoft Excel-based Early Power Estimator
- Using the Quartus® II PowerPlay Power Analyzer feature

The interactive Microsoft Excel-based Early Power Estimator is typically used prior to designing the FPGA in order to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, when combined with detailed circuit models, can yield very accurate power estimates.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 3 of 7)**

| Symbol/<br>Description                                                     | Condition                                                        | I3                  |     |      | C4                  |     |      | C5 and I5           |     |      | C6                  |     |      | Unit |
|----------------------------------------------------------------------------|------------------------------------------------------------------|---------------------|-----|------|---------------------|-----|------|---------------------|-----|------|---------------------|-----|------|------|
|                                                                            |                                                                  | Min                 | Typ | Max  | Min                 | Typ | Max  | Min                 | Typ | Max  | Min                 | Typ | Max  |      |
| fixedclk clock frequency                                                   | PCIe Receiver Detect                                             | —                   | 125 | —    | —                   | 125 | —    | —                   | 125 | —    | —                   | 125 | —    | MHz  |
| reconfig_clk clock frequency                                               | Dynamic reconfig. clock frequency                                | 2.5/<br>37.5<br>(4) | —   | 50   | 2.5/<br>37.5<br>(4) | —   | 50   | 2.5/<br>37.5<br>(4) | —   | 50   | 2.5/<br>37.5<br>(4) | —   | 50   | MHz  |
| Delta time between reconfig_clks (5)                                       | —                                                                | —                   | —   | 2    | —                   | —   | 2    | —                   | —   | 2    | —                   | —   | 2    | ms   |
| Transceiver block minimum power-down pulse width                           | —                                                                | —                   | 1   | —    | —                   | 1   | —    | —                   | 1   | —    | —                   | 1   | —    | μs   |
| <b>Receiver</b>                                                            |                                                                  |                     |     |      |                     |     |      |                     |     |      |                     |     |      |      |
| Supported I/O Standards                                                    | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, 2.5-V PCML, LVPECL, and LVDS |                     |     |      |                     |     |      |                     |     |      |                     |     |      |      |
| Data rate (13)                                                             | —                                                                | 600                 | —   | 6375 | 600                 | —   | 3750 | 600                 | —   | 3750 | 600                 | —   | 3125 | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin (6)                           | —                                                                | —                   | —   | 1.5  | —                   | —   | 1.5  | —                   | —   | 1.5  | —                   | —   | 1.5  | V    |
| Absolute V <sub>MIN</sub> for a receiver pin                               | —                                                                | -0.4                | —   | —    | -0.4                | —   | —    | -0.4                | —   | —    | -0.4                | —   | —    | V    |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) | V <sub>ICM</sub> = 0.82 V setting                                | —                   | —   | 2.7  | —                   | —   | 2.7  | —                   | —   | 2.7  | —                   | —   | 2.7  | V    |
|                                                                            | V <sub>ICM</sub> = 1.1 V setting (7)                             | —                   | —   | 1.6  | —                   | —   | 1.6  | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 7 of 7)**

| Symbol/<br>Description    | Condition | I3                                 |     |     | C4  |     |     | C5 and I5 |     |     | C6  |     |     | Unit |
|---------------------------|-----------|------------------------------------|-----|-----|-----|-----|-----|-----------|-----|-----|-----|-----|-----|------|
|                           |           | Min                                | Typ | Max | Min | Typ | Max | Min       | Typ | Max | Min | Typ | Max |      |
| Digital reset pulse width | —         | Minimum is 2 parallel clock cycles |     |     |     |     |     |           |     |     |     |     |     |      |

**Notes to Table 1–34:**

- (1) For AC-coupled links, the on-chip biasing circuit is switched off before and during configuration. Ensure that input specifications are not violated during this period.
- (2) The rise/fall time is specified from 20% to 80%.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula:  
REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz \* 100/f.
- (4) The minimum `reconfig_clk` frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum `reconfig_clk` frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode. For more information, refer to [AN 558: Implementing Dynamic Reconfiguration in Arria II Devices](#).
- (5) If your design uses more than one dynamic reconfiguration controller instances (`altgx_reconfig`) to control the transceiver channels (`altgx`) physically located on the same side of the device, and if you use different `reconfig_clk` sources for these `altgx_reconfig` instances, the delta time between any two of these `reconfig_clk` sources becoming stable must not exceed the maximum specification listed.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX  $V_{ICM}$  setting if the input serial data standard is LVDS and the link is DC-coupled.
- (8) The rate matcher supports only up to  $\pm 300$  parts per million (ppm).
- (9) Time taken to `rx_pll_locked` goes high from `rx_analogreset` de-assertion. Refer to [Figure 1–1](#).
- (10) The time in which the CDR must be kept in lock-to-reference mode after `rx_pll_locked` goes high and before `rx_locktodata` is asserted in manual mode. Refer to [Figure 1–1](#).
- (11) The time taken to recover valid data after the `rx_locktodata` signal is asserted in manual mode. Refer to [Figure 1–1](#).
- (12) The time taken to recover valid data after the `rx_freqlocked` signal goes high in automatic mode. Refer to [Figure 1–2](#).
- (13) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

**Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 5 of 5)**

| Symbol/<br>Description            | Conditions                  | –C3 and –I3 (1)                      |     |     | –C4 and –I4 |     |     | Unit |
|-----------------------------------|-----------------------------|--------------------------------------|-----|-----|-------------|-----|-----|------|
|                                   |                             | Min                                  | Typ | Max | Min         | Typ | Max |      |
| -3 dB Bandwidth                   | PCIe Gen1                   | 2.5 - 3.5                            |     |     |             |     |     | MHz  |
|                                   | PCIe Gen2                   | 6 - 8                                |     |     |             |     |     | MHz  |
|                                   | (OIF) CEI PHY at 4.976 Gbps | 7 - 11                               |     |     |             |     |     | MHz  |
|                                   | (OIF) CEI PHY at 6.375 Gbps | 5 - 10                               |     |     |             |     |     | MHz  |
|                                   | XAUI                        | 2 - 4                                |     |     |             |     |     | MHz  |
|                                   | SRIO 1.25 Gbps              | 3 - 5.5                              |     |     |             |     |     | MHz  |
|                                   | SRIO 2.5 Gbps               | 3 - 5.5                              |     |     |             |     |     | MHz  |
|                                   | SRIO 3.125 Gbps             | 2 - 4                                |     |     |             |     |     | MHz  |
|                                   | GIGE                        | 2.5 - 4.5                            |     |     |             |     |     | MHz  |
|                                   | SONET OC12                  | 1.5 - 2.5                            |     |     |             |     |     | MHz  |
|                                   | SONET OC48                  | 3.5 - 6                              |     |     |             |     |     | MHz  |
| Transceiver-FPGA Fabric Interface |                             |                                      |     |     |             |     |     |      |
| Interface speed                   | —                           | 25                                   | —   | 325 | 25          | —   | 250 | MHz  |
| Digital reset pulse width         | —                           | Minimum is two parallel clock cycles |     |     |             |     |     | —    |

**Notes to Table 1–35:**

- (1) The 3x speed grade is the fastest speed grade offered in the following Arria II GZ devices: EP2AGZ225, EP2AGZ300, and EP2AGZ350.
- (2) The rise and fall time transition is specified from 20% to 80%.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula:  
REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz \* 100/f.
- (4) The minimum `reconfig_clk` frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum `reconfig_clk` frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode.
- (5) If your design uses more than one dynamic reconfiguration controller (`altgx_reconfig`) instances to control the transceiver (`altgx`) channels physically located on the same side of the device AND if you use different `reconfig_clk` sources for these `altgx_reconfig` instances, the delta time between any two of these `reconfig_clk` sources becoming stable must not exceed the maximum specification listed.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX  $V_{ICM}$  setting if the input serial data standard is LVDS.
- (8) The differential eye opening specification at the receiver input pins assumes that Receiver Equalization is disabled. If you enable Receiver Equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level. Use H-Spice simulation to derive the minimum eye opening requirement with Receiver Equalization enabled.
- (9) The rate matcher supports only up to  $\pm 300$  ppm.
- (10) Time taken to `rx_pll_locked` goes high from `rx_analogreset` de-assertion. Refer to [Figure 1–1 on page 1–33](#).
- (11) Time for which the CDR must be kept in lock-to-reference mode after `rx_pll_locked` goes high and before `rx_locktodata` is asserted in manual mode. Refer to [Figure 1–1 on page 1–33](#).
- (12) Time taken to recover valid data after the `rx_locktodata` signal is asserted in manual mode. Refer to [Figure 1–1 on page 1–33](#).
- (13) Time taken to recover valid data after the `rx_freqlocked` signal goes high in automatic mode. Refer to [Figure 1–2 on page 1–33](#).
- (14) A GPLL may be required to meet the PMA-FPGA fabric interface timing above certain data rates. For more information, refer to the [Transceiver Clocking for Arria II Devices](#) chapter.
- (15) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (16) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 3 of 10)**

| Symbol/<br>Description                                            | Conditions                                                                           | I3     |     |      | C4     |     |      | C5, I5 |     |      | C6     |     |      | Unit |
|-------------------------------------------------------------------|--------------------------------------------------------------------------------------|--------|-----|------|--------|-----|------|--------|-----|------|--------|-----|------|------|
|                                                                   |                                                                                      | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  |      |
| PCIe Receiver Jitter Tolerance (4)                                |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter at 2.5 Gbps (Gen1)                                   | Compliance pattern                                                                   | > 0.6  |     |      | > 0.6  |     |      | > 0.6  |     |      | > 0.6  |     |      | UI   |
| PCIe (Gen 1) Electrical Idle Detect Threshold (9)                 |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| VRX-IDLE-DETDIFF (p-p)                                            | Compliance pattern                                                                   | 65     | —   | 175  | 65     | —   | 175  | 65     | —   | 175  | 65     | —   | 175  | mV   |
| Serial RapidIO® (SRIO) Transmit Jitter Generation (5)             |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Deterministic jitter (peak-to-peak)                               | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | UI   |
| Total jitter (peak-to-peak)                                       | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —      | —   | 0.35 | —      | —   | 0.35 | —      | —   | 0.35 | —      | —   | 0.35 | UI   |
| SRIO Receiver Jitter Tolerance (5)                                |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Deterministic jitter tolerance (peak-to-peak)                     | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | UI   |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Data Rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.55 |     |      | > 0.55 |     |      | > 0.55 |     |      | > 0.55 |     |      | UI   |
| Sinusoidal jitter tolerance (peak-to-peak)                        | Jitter frequency = 22.1 KHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT  | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | UI   |
|                                                                   | Jitter frequency = 1.875 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
|                                                                   | Jitter frequency = 20 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT    | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
| GIGE Transmit Jitter Generation (6)                               |                                                                                      |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Deterministic jitter (peak-to-peak)                               | Pattern = CRPAT                                                                      | —      | —   | 0.14 | —      | —   | 0.14 | —      | —   | 0.14 | —      | —   | 0.14 | UI   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 10 of 10)**

| Symbol/<br>Description                   | Conditions                                                 | I3    |     |     | C4    |     |     | C5, I5 |     |     | C6    |     |     | Unit |
|------------------------------------------|------------------------------------------------------------|-------|-----|-----|-------|-----|-----|--------|-----|-----|-------|-----|-----|------|
|                                          |                                                            | Min   | Typ | Max | Min   | Typ | Max | Min    | Typ | Max | Min   | Typ | Max |      |
| Sinusoidal jitter tolerance at 3072 Mbps | Jitter frequency = 21.8 KHz<br>Pattern = CJPAT             | > 8.5 |     |     | > 8.5 |     |     | > 8.5  |     |     | > 8.5 |     |     | UI   |
|                                          | Jitter frequency = 1843.2 KHz to 20 MHz<br>Pattern = CJPAT | > 0.1 |     |     | > 0.1 |     |     | > 0.1  |     |     | > 0.1 |     |     | UI   |

**Notes to Table 1–40:**

- (1) Dedicated `refclk` pins are used to drive the input reference clocks. The jitter numbers are valid for the stated conditions only.
- (2) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (3) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.
- (4) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.
- (5) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
- (6) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (7) The jitter numbers for HiGig are compliant to the IEEE802.3ae-2002 Specification.
- (8) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (9) Arria II PCIe receivers are compliant to this specification provided the VTX\_CM-DC-ACTIVEIDLE-DELTA of the upstream transmitter is less than 50 mV.
- (10) The jitter numbers for Serial Advanced Technology Attachment (SATA) are compliant to the Serial ATA Revision 3.0 Specification.
- (11) The jitter numbers for Common Public Radio Interface (CPRI) are compliant to the CPRI Specification V3.0.
- (12) The jitter numbers for Open Base Station Architecture Initiative (OBSAI) are compliant to the OBSAI RP3 Specification V4.1.

Table 1–41 lists the transceiver jitter specifications for all supported protocols for Arria II GZ devices.

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 1 of 7)**

| Symbol/<br>Description                   | Conditions                                      | –C3 and –I3 |     |      | –C4 and –I4 |     |      | Unit |
|------------------------------------------|-------------------------------------------------|-------------|-----|------|-------------|-----|------|------|
|                                          |                                                 | Min         | Typ | Max  | Min         | Typ | Max  |      |
| SONET/SDH Transmit Jitter Generation (3) |                                                 |             |     |      |             |     |      |      |
| Peak-to-peak jitter at 622.08 Mbps       | Pattern = PRBS15                                | —           | —   | 0.1  | —           | —   | 0.1  | UI   |
| RMS jitter at 622.08 Mbps                | Pattern = PRBS15                                | —           | —   | 0.01 | —           | —   | 0.01 | UI   |
| Peak-to-peak jitter at 2488.32 Mbps      | Pattern = PRBS15                                | —           | —   | 0.1  | —           | —   | 0.1  | UI   |
| RMS jitter at 2488.32 Mbps               | Pattern = PRBS15                                | —           | —   | 0.01 | —           | —   | 0.01 | UI   |
| SONET/SDH Receiver Jitter Tolerance (3)  |                                                 |             |     |      |             |     |      |      |
| Jitter tolerance at 622.08 Mbps          | Jitter frequency = 0.03 KHz<br>Pattern = PRBS15 | > 15        |     |      | > 15        |     |      | UI   |
|                                          | Jitter frequency = 25 KHZ<br>Pattern = PRBS15   | > 1.5       |     |      | > 1.5       |     |      | UI   |
|                                          | Jitter frequency = 250 KHz<br>Pattern = PRBS15  | > 0.15      |     |      | > 0.15      |     |      | UI   |

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 3 of 7)**

| Symbol/<br>Description                                                   | Conditions                                                                           | –C3 and –I3   |     |       | –C4 and –I4   |     |       | Unit |
|--------------------------------------------------------------------------|--------------------------------------------------------------------------------------|---------------|-----|-------|---------------|-----|-------|------|
|                                                                          |                                                                                      | Min           | Typ | Max   | Min           | Typ | Max   |      |
| Peak-to-peak jitter                                                      | Jitter frequency = 22.1 KHz                                                          | > 8.5         |     |       | > 8.5         |     |       | UI   |
| Peak-to-peak jitter                                                      | Jitter frequency = 1.875 MHz                                                         | > 0.1         |     |       | > 0.1         |     |       | UI   |
| Peak-to-peak jitter                                                      | Jitter frequency = 20 MHz                                                            | > 0.1         |     |       | > 0.1         |     |       | UI   |
| PCIe Transmit Jitter Generation (8)                                      |                                                                                      |               |     |       |               |     |       |      |
| Total jitter at 2.5 Gbps (Gen1)—<br>x1, x4, and x8                       | Compliance pattern                                                                   | —             | —   | 0.25  | —             | —   | 0.25  | UI   |
| Total jitter at 5 Gbps (Gen2)—<br>x1, x4, and x8                         | Compliance pattern                                                                   | —             | —   | 0.25  | —             | —   | —     | UI   |
| PCIe Receiver Jitter Tolerance (8)                                       |                                                                                      |               |     |       |               |     |       |      |
| Total jitter at 2.5 Gbps (Gen1)                                          | Compliance pattern                                                                   | > 0.6         |     |       | > 0.6         |     |       | UI   |
| Total jitter at 5 Gbps (Gen2)                                            | Compliance pattern                                                                   | Not supported |     |       | Not supported |     |       | UI   |
| PCIe (Gen 1) Electrical Idle Detect Threshold                            |                                                                                      |               |     |       |               |     |       |      |
| V <sub>RX-IDLE-DETDIFFp-p</sub> (9)                                      | Compliance pattern                                                                   | 65            | —   | 175   | 65            | —   | 175   | UI   |
| SRIO Transmit Jitter Generation (10)                                     |                                                                                      |               |     |       |               |     |       |      |
| Deterministic jitter<br>(peak-to-peak)                                   | Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —             | —   | 0.17  | —             | —   | 0.17  | UI   |
| Total jitter (peak-to-peak)                                              | Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —             | —   | 0.35  | —             | —   | 0.35  | UI   |
| SRIO Receiver Jitter Tolerance (10)                                      |                                                                                      |               |     |       |               |     |       |      |
| Deterministic jitter tolerance<br>(peak-to-peak)                         | Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.37        |     |       | > 0.37        |     |       | UI   |
| Combined deterministic and<br>random jitter tolerance (peak-to-<br>peak) | Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.55        |     |       | > 0.55        |     |       | UI   |
| Sinusoidal jitter tolerance (peak-<br>to-peak)                           | Jitter frequency = 22.1 KHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT  | > 8.5         |     |       | > 8.5         |     |       | UI   |
|                                                                          | Jitter frequency = 1.875 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT | > 0.1         |     |       | > 0.1         |     |       | UI   |
|                                                                          | Jitter frequency = 20 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT    | > 0.1         |     |       | > 0.1         |     |       | UI   |
| GIGE Transmit Jitter Generation (11)                                     |                                                                                      |               |     |       |               |     |       |      |
| Deterministic jitter<br>(peak-to-peak)                                   | Pattern = CRPAT                                                                      | —             | —   | 0.14  | —             | —   | 0.14  | UI   |
| Total jitter (peak-to-peak)                                              | Pattern = CRPAT                                                                      | —             | —   | 0.279 | —             | —   | 0.279 | UI   |

## Core Performance Specifications for the Arria II Device Family

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), embedded memory, configuration, and JTAG specifications for Arria II GX and GZ devices.

### Clock Tree Specifications

Table 1-42 lists the clock tree specifications for Arria II GX devices.

**Table 1-42. Clock Tree Performance for Arria II GX Devices**

| Clock Network | Performance |       |     | Unit |
|---------------|-------------|-------|-----|------|
|               | I3, C4      | C5,I5 | C6  |      |
| GCLK and RCLK | 500         | 500   | 400 | MHz  |
| PCLK          | 420         | 350   | 280 | MHz  |

Table 1-43 lists the clock tree specifications for Arria II GZ devices.

**Table 1-43. Clock Tree Performance for Arria II GZ Devices**

| Clock Network | Performance |             | Unit |
|---------------|-------------|-------------|------|
|               | -C3 and -I3 | -C4 and -I4 |      |
| GCLK and RCLK | 700         | 500         | MHz  |
| PCLK          | 500         | 450         | MHz  |

### PLL Specifications

Table 1-44 lists the PLL specifications for Arria II GX devices.

**Table 1-44. PLL Specifications for Arria II GX Devices (Part 1 of 3)**

| Symbol                  | Description                                                                                       | Min | Typ | Max       | Unit     |
|-------------------------|---------------------------------------------------------------------------------------------------|-----|-----|-----------|----------|
| $f_{IN}$                | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-4 Speed Grade) | 5   | —   | 670 (1)   | MHz      |
|                         | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-5 Speed Grade) | 5   | —   | 622 (1)   | MHz      |
|                         | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-6 Speed Grade) | 5   | —   | 500 (1)   | MHz      |
| $f_{INPFD}$             | Input frequency to the PFD                                                                        | 5   | —   | 325       | MHz      |
| $f_{VCO}$               | PLL VCO operating Range (2)                                                                       | 600 | —   | 1,400     | MHz      |
| $f_{INDUTY}$            | Input clock duty cycle                                                                            | 40  | —   | 60        | %        |
| $f_{EINDUTY}$           | External feedback clock input duty cycle                                                          | 40  | —   | 60        | %        |
| $t_{INCCJ}$ (3),<br>(4) | Input clock cycle-to-cycle jitter (Frequency $\geq$ 100 MHz)                                      | —   | —   | 0.15      | UI (p-p) |
|                         | Input clock cycle-to-cycle jitter (Frequency $\leq$ 100 MHz)                                      | —   | —   | $\pm 750$ | ps (p-p) |

**Table 1–44. PLL Specifications for Arria II GX Devices (Part 2 of 3)**

| Symbol            | Description                                                                                              | Min | Typ | Max     | Unit           |
|-------------------|----------------------------------------------------------------------------------------------------------|-----|-----|---------|----------------|
| $f_{OUT}$         | Output frequency for internal global or regional clock (–4 Speed Grade)                                  | —   | —   | 500     | MHz            |
|                   | Output frequency for internal global or regional clock (–5 Speed Grade)                                  | —   | —   | 500     | MHz            |
|                   | Output frequency for internal global or regional clock (–6 Speed Grade)                                  | —   | —   | 400     | MHz            |
| $f_{OUT\_EXT}$    | Output frequency for external clock output (–4 Speed Grade)                                              | —   | —   | 670 (5) | MHz            |
|                   | Output frequency for external clock output (–5 Speed Grade)                                              | —   | —   | 622 (5) | MHz            |
|                   | Output frequency for external clock output (–6 Speed Grade)                                              | —   | —   | 500 (5) | MHz            |
| $t_{OUTDUTY}$     | Duty cycle for external clock output (when set to 50%)                                                   | 45  | 50  | 55      | %              |
| $t_{OUTPJ\_DC}$   | Dedicated clock output period jitter ( $f_{OUT} \geq 100$ MHz)                                           | —   | —   | 300     | ps (p–p)       |
|                   | Dedicated clock output period jitter ( $f_{OUT} < 100$ MHz)                                              | —   | —   | 30      | mUI (p–p)      |
| $t_{OUTCCJ\_DC}$  | Dedicated clock output cycle-to-cycle jitter ( $f_{OUT} \geq 100$ MHz)                                   | —   | —   | 300     | ps (p–p)       |
|                   | Dedicated clock output cycle-to-cycle jitter ( $f_{OUT} < 100$ MHz)                                      | —   | —   | 30      | mUI (p–p)      |
| $f_{OUTPJ\_IO}$   | Regular I/O clock output period jitter ( $f_{OUT} \geq 100$ MHz)                                         | —   | —   | 650     | ps (p–p)       |
|                   | Regular I/O clock output period jitter ( $f_{OUT} < 100$ MHz)                                            | —   | —   | 65      | mUI (p–p)      |
| $f_{OUTCCJ\_IO}$  | Regular I/O clock output cycle-to-cycle jitter ( $f_{OUT} \geq 100$ MHz)                                 | —   | —   | 650     | ps (p–p)       |
|                   | Regular I/O clock output cycle-to-cycle jitter ( $f_{OUT} < 100$ MHz)                                    | —   | —   | 65      | mUI (p–p)      |
| $t_{CONFIGPLL}$   | Time required to reconfigure PLL scan chains                                                             | —   | 3.5 | —       | SCANCLK cycles |
| $t_{CONFIGPHASE}$ | Time required to reconfigure phase shift                                                                 | —   | 1   | —       | SCANCLK cycles |
| $f_{SCANCLK}$     | SCANCLK frequency                                                                                        | —   | —   | 100     | MHz            |
| $t_{LOCK}$        | Time required to lock from end of device configuration                                                   | —   | —   | 1       | ms             |
| $t_{DLOCK}$       | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | —   | —   | 1       | ms             |
| $f_{CL\ BW}$      | PLL closed-loop low bandwidth                                                                            | —   | 0.3 | —       | MHz            |
|                   | PLL closed-loop medium bandwidth                                                                         | —   | 1.5 | —       | MHz            |
|                   | PLL closed-loop high bandwidth                                                                           | —   | 4   | —       | MHz            |
| $t_{PLL\_PSERR}$  | Accuracy of PLL phase shift                                                                              | —   | —   | ±50     | ps             |
| $t_{ARESET}$      | Minimum pulse width on areset signal                                                                     | 10  | —   | —       | ns             |

## DSP Block Specifications

Table 1-46 lists the DSP block performance specifications for Arria II GX devices.

**Table 1-46. DSP Block Performance Specifications for Arria II GX Devices (Note 1)**

| Mode                                             | Resources Used        | Performance |     |       |     | Unit |
|--------------------------------------------------|-----------------------|-------------|-----|-------|-----|------|
|                                                  | Number of Multipliers | C4          | I3  | C5,I5 | C6  |      |
| 9 × 9-bit multiplier                             | 1                     | 380         | 310 | 300   | 250 | MHz  |
| 12 × 12-bit multiplier                           | 1                     | 380         | 310 | 300   | 250 | MHz  |
| 18 × 18-bit multiplier                           | 1                     | 380         | 310 | 300   | 250 | MHz  |
| 36 × 36-bit multiplier                           | 1                     | 350         | 270 | 270   | 220 | MHz  |
| 18 × 36-bit high-precision multiplier adder mode | 1                     | 350         | 270 | 270   | 220 | MHz  |
| 18 × 18-bit multiply accumulator                 | 4                     | 380         | 310 | 300   | 250 | MHz  |
| 18 × 18-bit multiply adder                       | 4                     | 380         | 310 | 300   | 250 | MHz  |
| 18 × 18-bit multiply adder-signed full precision | 2                     | 380         | 310 | 300   | 250 | MHz  |
| 18 × 18-bit multiply adder with loopback (2)     | 2                     | 275         | 220 | 220   | 180 | MHz  |
| 36-bit shift (32-bit data)                       | 1                     | 350         | 270 | 270   | 220 | MHz  |
| Double mode                                      | 1                     | 350         | 270 | 270   | 220 | MHz  |

**Notes to Table 1-46:**

- (1) Maximum is for a fully-pipelined block with **Round** and **Saturation** disabled.
- (2) Maximum is for loopback input registers disabled, **Round** and **Saturation** disabled, pipeline and output registers enabled.

Table 1-47 lists the DSP block performance specifications for Arria II GZ devices.

**Table 1-47. DSP Block Performance Specifications for Arria II GZ Devices (Note 1) (Part 1 of 2)**

| Mode                                             | Resources Used        | Performance |     | Unit |
|--------------------------------------------------|-----------------------|-------------|-----|------|
|                                                  | Number of Multipliers | -3          | -4  |      |
| 9 × 9-bit multiplier                             | 1                     | 460         | 400 | MHz  |
| 12 × 12-bit multiplier                           | 1                     | 500         | 440 | MHz  |
| 18 × 18-bit multiplier                           | 1                     | 550         | 480 | MHz  |
| 36 × 36-bit multiplier                           | 1                     | 440         | 380 | MHz  |
| 18 × 18-bit multiply accumulator                 | 4                     | 440         | 380 | MHz  |
| 18 × 18-bit multiply adder                       | 4                     | 470         | 410 | MHz  |
| 18 × 18-bit multiply adder-signed full precision | 2                     | 450         | 390 | MHz  |
| 18 × 18-bit multiply adder with loopback (2)     | 2                     | 350         | 310 | MHz  |
| 36-bit shift (32-bit data)                       | 1                     | 440         | 380 | MHz  |

Table 1-49 lists the embedded memory block specifications for Arria II GZ devices.

**Table 1-49. Embedded Memory Block Performance Specifications for Arria II GZ Devices (Note 1)**

| Memory             | Mode                                                                                | Resources Used |                  | Performance |     |     |     | Unit |
|--------------------|-------------------------------------------------------------------------------------|----------------|------------------|-------------|-----|-----|-----|------|
|                    |                                                                                     | ALUTs          | TriMatrix Memory | C3          | I3  | C4  | I4  |      |
| MLAB<br>(2)        | Single port 64 × 10                                                                 | 0              | 1                | 500         | 500 | 450 | 450 | MHz  |
|                    | Simple dual-port 32 × 20                                                            | 0              | 1                | 500         | 500 | 450 | 450 | MHz  |
|                    | Simple dual-port 64 × 10                                                            | 0              | 1                | 500         | 500 | 450 | 450 | MHz  |
|                    | ROM 64 × 10                                                                         | 0              | 1                | 500         | 500 | 450 | 450 | MHz  |
|                    | ROM 32 × 20                                                                         | 0              | 1                | 500         | 500 | 450 | 450 | MHz  |
| M9K<br>Block (2)   | Single-port 256 × 36                                                                | 0              | 1                | 540         | 540 | 475 | 475 | MHz  |
|                    | Simple dual-port 256 × 36                                                           | 0              | 1                | 490         | 490 | 420 | 420 | MHz  |
|                    | Simple dual-port 256 × 36, with the read-during-write option set to <b>Old Data</b> | 0              | 1                | 340         | 340 | 300 | 300 | MHz  |
|                    | True dual port 512 × 18                                                             | 0              | 1                | 430         | 430 | 370 | 370 | MHz  |
|                    | True dual-port 512 × 18, with the read-during-write option set to <b>Old Data</b>   | 0              | 1                | 335         | 335 | 290 | 290 | MHz  |
|                    | ROM 1 Port                                                                          | 0              | 1                | 540         | 540 | 475 | 475 | MHz  |
|                    | ROM 2 Port                                                                          | 0              | 1                | 540         | 540 | 475 | 475 | MHz  |
|                    | Min Pulse Width (clock high time)                                                   | —              | —                | 800         | 800 | 850 | 850 | ps   |
|                    | Min Pulse Width (clock low time)                                                    | —              | —                | 625         | 625 | 690 | 690 | ps   |
| M144K<br>Block (2) | Single-port 2K × 72                                                                 | 0              | 1                | 440         | 400 | 380 | 350 | MHz  |
|                    | Simple dual-port 2K × 72                                                            | 0              | 1                | 435         | 375 | 385 | 325 | MHz  |
|                    | Simple dual-port 2K × 72, with the read-during-write option set to <b>Old Data</b>  | 0              | 1                | 240         | 225 | 205 | 200 | MHz  |
|                    | Simple dual-port 2K × 64 (with ECC)                                                 | 0              | 1                | 300         | 295 | 255 | 250 | MHz  |
|                    | True dual-port 4K × 36                                                              | 0              | 1                | 375         | 350 | 330 | 310 | MHz  |
|                    | True dual-port 4K × 36, with the read-during-write option set to <b>Old Data</b>    | 0              | 1                | 230         | 225 | 205 | 200 | MHz  |
|                    | ROM 1 Port                                                                          | 0              | 1                | 500         | 450 | 435 | 420 | MHz  |
|                    | ROM 2 Port                                                                          | 0              | 1                | 465         | 425 | 400 | 400 | MHz  |
|                    | Min Pulse Width (clock high time)                                                   | —              | —                | 755         | 860 | 860 | 950 | ps   |
|                    | Min Pulse Width (clock low time)                                                    | —              | —                | 625         | 690 | 690 | 690 | ps   |

**Notes to Table 1-48:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to 50% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) When you use the error detection CRC feature, there is no degradation in  $F_{MAX}$ .

## Configuration

Table 1–50 lists the configuration mode specifications for Arria II GX and GZ devices.

**Table 1–50. Configuration Mode Specifications for Arria II Devices**

| Programming Mode                   | DCLK Frequency |     |     | Unit |
|------------------------------------|----------------|-----|-----|------|
|                                    | Min            | Typ | Max |      |
| Passive serial                     | —              | —   | 125 | MHz  |
| Fast passive parallel              | —              | —   | 125 | MHz  |
| Fast active serial (fast clock)    | 17             | 26  | 40  | MHz  |
| Fast active serial (slow clock)    | 8.5            | 13  | 20  | MHz  |
| Remote update only in fast AS mode | —              | —   | 10  | MHz  |

## JTAG Specifications

Table 1–51 lists the JTAG timing parameters and values for Arria II GX and GZ devices.

**Table 1–51. JTAG Timing Parameters and Values for Arria II Devices**

| Symbol          | Description                              | Min | Max | Unit |
|-----------------|------------------------------------------|-----|-----|------|
| $t_{JCP}$       | TCK clock period                         | 30  | —   | ns   |
| $t_{JCH}$       | TCK clock high time                      | 14  | —   | ns   |
| $t_{JCL}$       | TCK clock low time                       | 14  | —   | ns   |
| $t_{JPSU(TDI)}$ | TDI JTAG port setup time                 | 1   | —   | ns   |
| $t_{JPSU(TMS)}$ | TMS JTAG port setup time                 | 3   | —   | ns   |
| $t_{JPH}$       | JTAG port hold time                      | 5   | —   | ns   |
| $t_{JPCO}$      | JTAG port clock to output                | —   | 11  | ns   |
| $t_{JPZX}$      | JTAG port high impedance to valid output | —   | 14  | ns   |
| $t_{JPXZ}$      | JTAG port valid output to high impedance | —   | 14  | ns   |



## Chip-Wide Reset (Dev\_CLRn) Specifications

Table 1–52 lists the specifications for the chip-wide reset (Dev\_CLRn) for Arria II GX and GZ devices.

**Table 1–52. Chip-Wide Reset (Dev\_CLRn) Specifications for Arria II Devices**

| Description | Min | Typ | Max | Unit    |
|-------------|-----|-----|-----|---------|
| Dev_CLRn    | 500 | —   | —   | $\mu$ s |

Table 1-68. Glossary (Part 2 of 4)

| Letter                          | Subject                    | Definitions                                                                                                                                                                                                                                                                                                                    |
|---------------------------------|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| G,<br>H,<br>I,<br>J             | J                          | High-speed I/O block: Deserialization factor (width of parallel data bus).                                                                                                                                                                                                                                                     |
|                                 | JTAG Timing Specifications | <p>JTAG Timing Specifications:</p>                                                                                                                                                                                                           |
| K,<br>L,<br>M,<br>N,<br>O,<br>P | PLL Specifications         | <p>PLL Specification parameters:<br/><b>Diagram of PLL Specifications (1)</b></p>  <p><b>Notes:</b></p> <p>(1) CoreClock can only be fed by dedicated clock input pins or PLL outputs.</p> <p>(2) This is the VCO post-scale counter K.</p> |
| Q,<br>R                         | $R_L$                      | Receiver differential input discrete resistor (external to the Arria II device).                                                                                                                                                                                                                                               |

**Table 1-69. Document Revision History (Part 2 of 2)**

| Date          | Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| December 2010 | 4.0     | <ul style="list-style-type: none"> <li>■ Added Arria II GZ information.</li> <li>■ Added Table 1-61 with Arria II GX information.</li> <li>■ Updated Table 1-1, Table 1-2, Table 1-5, Table 1-6, Table 1-7, Table 1-11, Table 1-35, Table 1-37, Table 1-40, Table 1-42, Table 1-44, Table 1-45, Table 1-57, Table 1-61, and Table 1-63.</li> <li>■ Updated Figure 1-5.</li> <li>■ Updated for the Quartus II version 10.0 release.</li> <li>■ Updated the first paragraph for searchability.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                  |
| July 2010     | 3.0     | <ul style="list-style-type: none"> <li>■ Updated Table 1-1, Table 1-4, Table 1-16, Table 1-19, Table 1-21, Table 1-23, Table 1-25, Table 1-26, Table 1-30, and Table 1-35</li> <li>■ Added Table 1-27 and Table 1-29.</li> <li>■ Added I3 speed grade information to Table 1-19, Table 1-21, Table 1-22, Table 1-24, Table 1-25, Table 1-30, Table 1-32, Table 1-33, Table 1-34, and Table 1-35.</li> <li>■ Updated the “Operating Conditions” section.</li> <li>■ Removed “Preliminary” from Table 1-19, Table 1-21, Table 1-22, Table 1-23, Table 1-24, Table 1-25, Table 1-26, Table 1-28, Table 1-30, Table 1-32, Table 1-33, Table 1-34, and Figure 1-4.</li> <li>■ Minor text edits.</li> </ul> |
| March 2010    | 2.3     | <p>Updated for the Quartus II version 9.1 SP2 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1-3, Table 1-7, Table 1-19, Table 1-21, Table 1-22, Table 1-24, Table 1-25 and Table 1-33.</li> <li>■ Updated “Recommended Operating Conditions” section.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                   |
| February 2010 | 2.2     | Updated Table 1-19.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| February 2010 | 2.1     | <p>Updated for Arria II GX v9.1 SP1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1-19, Table 1-23, Table 1-28, Table 1-30, and Table 1-33.</li> <li>■ Added Figure 1-5.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| November 2009 | 2.0     | <p>Updated for Arria II GX v9.1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1-1, Table 1-4, Table 1-13, Table 1-14, Table 1-19, Table 1-15, Table 1-22, Table 1-24, and Table 1-28.</li> <li>■ Added Table 1-6 and Table 1-33.</li> <li>■ Added “Bus Hold” on page 1-5.</li> <li>■ Added “IOE Programmable Delay” section.</li> <li>■ Minor text edit.</li> </ul>                                                                                                                                                                                                                                                                                                             |
| June 2009     | 1.2     | <ul style="list-style-type: none"> <li>■ Updated Table 1-1, Table 1-3, Table 1-7, Table 1-8, Table 1-18, Table 1-23, Table 1-25, Table 1-26, Table 1-29, Table 1-30, Table 1-31, Table 1-32, and Table 1-33.</li> <li>■ Added Table 1-32.</li> <li>■ Updated Equation 1-1.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                 |
| March 2009    | 1.1     | Added “I/O Timing” section.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| February 2009 | 1.0     | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |