

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	4964
Number of Logic Elements/Cells	118143
Total RAM Bits	8315904
Number of I/O	372
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2agx125ef29c5nes

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Conditions beyond those listed in Table 1–1 and Table 1–2 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1–1 lists the absolute maximum ratings for Arria II GX devices.

Table 1-1. Absolute Maximum Ratings for Arria II GX Devices

Symbol	Description	Minimum	Maximum	Unit
V <sub>CC</sub>	Supplies power to the core, periphery, I/O registers, PCI Express® (PIPE) (PCIe) HIP block, and transceiver PCS	-0.5	1.35	V
V <sub>CCCB</sub>	Supplies power for the configuration RAM bits	-0.5	1.8	V
V <sub>CCBAT</sub>	Battery back-up power supply for design security volatile key register	-0.5	3.75	V
V <sub>CCPD</sub>	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	-0.5	3.75	V
V <sub>CCIO</sub>	Supplies power to the I/O banks	-0.5	3.9	V
$V_{CCD\_PLL}$	Supplies power to the digital portions of the PLL	-0.5	1.35	V
V <sub>CCA_PLL</sub>	Supplies power to the analog portions of the PLL and device-wide power management circuitry	-0.5	3.75	V
V <sub>I</sub>	DC input voltage	-0.5	4.0	V
I <sub>OUT</sub>	DC output current, per pin	-25	40	mA
V <sub>CCA</sub>	Supplies power to the transceiver PMA regulator	_	3.75	V
$V_{CCL\_GXB}$	Supplies power to the transceiver PMA TX, PMA RX, and clocking	_	1.21	V
$V_{CCH\_GXB}$	Supplies power to the transceiver PMA output (TX) buffer	_	1.8	V
T <sub>J</sub>	Operating junction temperature	-55	125	°C
T <sub>STG</sub>	Storage temperature (no bias)	-65	150	°C

Table 1–2 lists the absolute maximum ratings for Arria II GZ devices.

Table 1-2. Absolute Maximum Ratings for Arria II GZ Devices (Part 1 of 2)

Symbol	Description	Minimum	Maximum	Unit
V <sub>CC</sub>	Supplies power to the core, periphery, I/O registers, PCIe HIP block, and transceiver PCS	-0.5	1.35	V
V <sub>CCCB</sub>	Power supply to the configuration RAM bits	-0.5	1.8	V
V <sub>CCPGM</sub>	Supplies power to the configuration pins	-0.5	3.75	V
V <sub>CCAUX</sub>	Auxiliary supply	-0.5	3.75	V
V <sub>CCBAT</sub>	Supplies battery back-up power for design security volatile key register	-0.5	3.75	V
V <sub>CCPD</sub>	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	-0.5	3.75	V
V <sub>CCIO</sub>	Supplies power to the I/O banks	-0.5	3.9	V
V <sub>CC_CLKIN</sub>	Supplies power to the differential clock input	-0.5	3.75	V
V <sub>CCD_PLL</sub>	Supplies power to the digital portions of the PLL	-0.5	1.35	V
V <sub>CCA_PLL</sub>	Supplies power to the analog portions of the PLL and device-wide power management circuitry	-0.5	3.75	V
VI	DC input voltage	-0.5	4.0	V
I <sub>OUT</sub>	DC output current, per pin	-25	40	mA

Table 1–2. Absolute Maximum Ratings for Arria II GZ Devices (Part 2 of 2)

Symbol	Description	Minimum	Maximum	Unit
V <sub>CCA_L</sub>	Supplies transceiver high voltage power (left side)	-0.5	3.75	V
V <sub>CCA_R</sub>	Supplies transceiver high voltage power (right side)	-0.5	3.75	V
V <sub>CCHIP_L</sub>	Supplies transceiver HIP digital power (left side)	-0.5	1.35	V
V <sub>CCR_L</sub>	Supplies receiver power (left side)	-0.5	1.35	V
V <sub>CCR_R</sub>	Supplies receiver power (right side)	-0.5	1.35	V
V <sub>CCT_L</sub>	Supplies transmitter power (left side)	-0.5	1.35	V
V <sub>CCT_R</sub>	Supplies transmitter power (right side)	-0.5	1.35	V
V <sub>CCL_GXBLn</sub> (1)	Supplies power to the transceiver PMA TX, PMA RX, and clocking (left side)	-0.5	1.35	V
V <sub>CCL_GXBRn</sub> (1)	Supplies power to the transceiver PMA TX, PMA RX, and clocking (right side)	-0.5	1.35	V
V <sub>CCH_GXBLn</sub> (1)	Supplies power to the transceiver PMA output (TX) buffer (left side)	-0.5	1.8	V
V <sub>CCH_GXBRn</sub> (1)	Supplies power to the transceiver PMA output (TX) buffer (right side)	-0.5	1.8	V
T <sub>J</sub>	Operating junction temperature	-55	125	°C
T <sub>STG</sub>	Storage temperature (no bias)	-65	150	°C

#### Note to Table 1-2:

(1) n = 0, 1, or 2.

#### **Maximum Allowed Overshoot and Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in Table 1-3 and undershoot to -2.0 V for magnitude of currents less than 100 mA and periods shorter than 20 ns.

Table 1–3 lists the Arria II GX and GZ maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the device lifetime. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 5.41% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 5.41/10ths of a year.

Table 1-3. Maximum Allowed Overshoot During Transitions for Arria II Devices

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
		4.0	100.000	%
		4.05	79.330	%
		4.1	46.270	%
		4.15	27.030	%
		4.2	15.800	%
		4.25	9.240	%
V <sub>I</sub> (AC)	AC Input Voltage	4.3	5.410	%
		4.35	3.160	%
		4.4	1.850	%
		4.45	1.080	%
		4.5	0.630	%
		4.55	0.370	%
		4.6	0.220	%

# **Maximum Allowed I/O Operating Frequency**

Table 1–4 lists the maximum allowed I/O operating frequency for Arria II GX I/Os using the specified I/O standards to ensure device reliability.

Table 1-4. Maximum Allowed I/O Operating Frequency for Arria II GX Devices

I/O Standard	I/O Frequency (MHz)
HSTL-18 and HSTL-15	333
SSTL -15	400
SSTL-18	333
2.5-V LVCMOS	260
3.3-V and 3.0-V LVTTL	
3.3-V, 3.0-V, 1.8-V, and 1.5-V LVCMOS	250
PCI and PCI-X	250
SSTL-2	
1.2-V LVCMOS HSTL-12	200

Table 1–10 lists the bus hold specifications for Arria II GZ devices.

Table 1–10. Bus Hold Parameters for Arria II GZ Devices

							V <sub>CCI</sub>	o (V)					
Parameter	Symbol	Cond.	1.2		1	1.5		1.8		2.5		3.0	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold Low sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (max.)	22.5	_	25.0	_	30.0	_	50.0	_	70.0	_	μА
Bus-hold High sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (min.)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μА
Bus-hold Low overdrive current	I <sub>ODL</sub>	OV < V <sub>IN</sub> < V <sub>CCIO</sub>	_	120	_	160	_	200	_	300	_	500	μΑ
Bus-hold High overdrive current	Годн	0V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-120	_	-160	_	-200	_	-300	_	-500	μА
Bus-hold trip point	$V_{TRIP}$	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

### **OCT Specifications**

Table 1–11 lists the Arria II GX device and differential OCT with and without calibration accuracy.

Table 1–11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 1 of 2)

Cumbal	Deceriation	Conditions (V)	Calibration	n Accuracy	Unit	
Symbol	Description	Conditions (V)	Commercial	Industrial	Oiiit	
25-Ω R <sub>S</sub> 3.0, 2.5	25- $\Omega$ series OCT without calibration	$V_{CCIO} = 3.0, 2.5$	± 30	± 40	%	
50-Ω R <sub>S</sub> 3.0, 2.5	50- $\Omega$ series OCT without calibration	V <sub>CCIO</sub> = 3.0, 2.5	± 30	± 40	%	
25-Ω R <sub>S</sub> 1.8	25-Ω series OCT without calibration	V <sub>CCIO</sub> = 1.8	± 40	± 50	%	
50-Ω R <sub>S</sub> 1.8	50- $\Omega$ series OCT without calibration	V <sub>CCIO</sub> = 1.8	± 40	± 50	%	
25-Ω R <sub>S</sub> 1.5, 1.2	25-Ω series OCT without calibration	V <sub>CCIO</sub> = 1.5, 1.2	± 50	± 50	%	
50-Ω R <sub>S</sub> 1.5, 1.2	50- $\Omega$ series OCT without calibration	V <sub>CCIO</sub> = 1.5, 1.2	± 50	± 50	%	
25-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2	25-Ω series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	%	

The calibration accuracy for calibrated series and parallel OCTs are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 1–13 lists the Arria II GZ OCT without calibration resistance tolerance to PVT changes.

Table 1–13. OCT Without Calibration Resistance Tolerance Specifications for Arria II GZ Devices

0	Paradolia.	0	Resistance	Tolerance	1114	
Symbol	Description	Conditions (V)	C3,I3	C4,I4	Unit	
25-Ω R <sub>S</sub> 3.0 and 2.5	25-Ω internal series OCT without calibration	$V_{CCIO} = 3.0, 2.5$	± 40	± 40	%	
25-Ω R <sub>S</sub> 1.8 and 1.5	25-Ω internal series OCT without calibration	V <sub>CCIO</sub> = 1.8, 1.5	± 40	± 40	%	
25-Ω R <sub>S</sub> 1.2	25-Ω internal series OCT without calibration	V <sub>CCIO</sub> = 1.2	± 50	± 50	%	
50-Ω R <sub>S</sub> 3.0 and 2.5	50-Ω internal series OCT without calibration	V <sub>CCIO</sub> = 3.0, 2.5	± 40	± 40	%	
50-Ω R <sub>S</sub> 1.8 and 1.5	50-Ω internal series OCT without calibration	V <sub>CCIO</sub> = 1.8, 1.5	± 40	± 40	%	
50-Ω R <sub>S</sub> 1.2	50-Ω internal series OCT without calibration	V <sub>CCIO</sub> = 1.2	± 50	± 50	%	
100-Ω R <sub>D</sub> 2.5	100-Ω internal differential OCT	V <sub>CCIO</sub> = 2.5	± 25	± 25	%	

OCT calibration is automatically performed at power up for OCT-enabled I/Os. When voltage and temperature conditions change after calibration, the resistance may change. Use Equation 1–1 and Table 1–14 to determine the OCT variation when voltage and temperature vary after power-up calibration for Arria II GX and GZ devices.

#### Equation 1–1. OCT Variation (Note 1)

$$R_{OCT} = R_{SCAL} \bigg( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \bigg)$$

#### Notes to Equation 1–1:

(1) R<sub>OCT</sub> value calculated from Equation 1–1shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.

Table 1–17 lists the pin capacitance for Arria II GZ devices.

Table 1–17. Pin Capacitance for Arria II GZ Devices

Symbol	Description	Typical	Unit
C <sub>IOTB</sub>	Input capacitance on the top and bottom I/O pins	4	pF
C <sub>IOLR</sub>	Input capacitance on the left and right I/O pins	4	pF
C <sub>CLKTB</sub>	Input capacitance on the top and bottom non-dedicated clock input pins	4	pF
C <sub>CLKLR</sub>	Input capacitance on the left and right non-dedicated clock input pins	4	pF
C <sub>OUTFB</sub>	Input capacitance on the dual-purpose clock output and feedback pins	5	pF
$\begin{array}{c} C_{\text{CLK1}},C_{\text{CLK3}},C_{\text{CLK8}},\\ \text{and}C_{\text{CLK10}} \end{array}$	Input capacitance for dedicated clock input pins	2	pF

#### Internal Weak Pull-Up and Weak Pull-Down Resistors

Table 1–18 lists the weak pull-up and pull-down resistor values for Arria II GX devices.

Table 1–18. Internal Weak Pull-up and Weak Pull-Down Resistors for Arria II GX Devices (Note 1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
		$V_{CCIO} = 3.3 \text{ V } \pm 5\%$ (2)	7	25	41	kΩ
	Value of I/O pin pull-up resistor	$V_{CCIO} = 3.0 \text{ V } \pm 5\%$ (2)	7	28	47	kΩ
R <sub>PU</sub>	before and during configuration, as well as user mode if the	$V_{CCIO} = 2.5 \text{ V } \pm 5\%$ (2)	8	35	61	kΩ
тър	programmable pull-up resistor	$V_{CCIO} = 1.8 \text{ V } \pm 5\% $ (2)	10	57	108	kΩ
	option is enabled.	$V_{CCIO} = 1.5 \text{ V } \pm 5\% $ (2)	13	82	163	kΩ
		V <sub>CCIO</sub> = 1.2 V ±5% (2)	19	143	351	kΩ
		$V_{CCIO} = 3.3 \text{ V } \pm 5\%$	6	19	29	kΩ
	Value of TOV also still datum	$V_{CCIO} = 3.0 \text{ V } \pm 5\%$	6	22	32	kΩ
$R_{PD}$	Value of TCK pin pull-down resistor	$V_{CCIO} = 2.5 \text{ V } \pm 5\%$	6	25	42	kΩ
		$V_{CCIO} = 1.8 \text{ V } \pm 5\%$	7	35	70	kΩ
		$V_{CCIO} = 1.5 \text{ V } \pm 5\%$	8	50	112	kΩ

#### Notes to Table 1-18:

<sup>(1)</sup> All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.

<sup>(2)</sup> Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.

Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 2 of 7)

Symbol/	0		13			C4			C5 and I5	5		C6		Unit
Description	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Spread-spectrum downspread	PCle	_	0 to -0.5%	_	_	0 to -0.5%	_	_	0 to -0.5%	_	_	0 to -0.5%	_	_
On-chip termination resistors	_	_	100	_	_	100	_	_	100	_	_	100	_	Ω
V <sub>ICM</sub> (AC coupled)	_		1100 ± 5%			1100 ± 5	%		1100 ± 5%	<b>%</b>		1100 ± 5	%	mV
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	250	_	550	250	_	550	mV
	10 Hz	_	_	-50	_	_	-50	_	_	-50	_		-50	dBc/Hz
	100 Hz	_	_	-80	_	_	-80	_	_	-80	_		-80	dBc/Hz
Transmitter REFCLK Phase	1 KHz	_	_	-110	_	_	-110	_	_	-110	_	_	-110	dBc/Hz
Noise	10 KHz	_	_	-120	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	_	_	-120	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	≥ 1 MHz	_	_	-130	_	_	-130	_	_	-130	_	_	-130	dBc/Hz
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3)	10 KHz to 20 MHz	_	_	3	_	_	3	_	_	3	_	_	3	ps
R <sub>ref</sub>	_	_	2000 ± 1%	_	_	2000 ± 1%	_	_	2000 ± 1%	_	_	2000 ± 1%	_	Ω
Transceiver Clock	(S				•			•	•		•			
Calibration block clock frequency (cal_blk_clk)	_	10		125	10	_	125	10	_	125	10	_	125	MHz

**Chapter 1: Device Datasheet for Arria II Devices**Switching Characteristics

December 2013 Altera Corporation

Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 3 of 7)

Symbol/	0		13			C4			C5 and IS	5		C6		1111
Description	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	_	_	125	_	MHz
reconfig_ clk clock frequency	Dynamic reconfig. clock frequency	2.5/ 37.5 <i>(4)</i>	_	50	2.5/ 37.5 (4)	_	50	2.5/ 37.5 (4)	_	50	2.5/ 37.5 (4)	_	50	MHz
Delta time between reconfig_ clks (5)	_	_	_	2	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum power-down pulse width	_	_	1	_	_	1	_	_	1	_	_	1	_	μѕ
Receiver														
Supported I/O Standards				1.4-V PCN	1L, 1.5-V	PCML, 2.	5-V PCML, 2	2.5-V PCM	L, LVPECL,	and LVDS				
Data rate (13)	_	600	_	6375	600	_	3750	600		3750	600	_	3125	Mbps
Absolute V <sub>MAX</sub> for a receiver pin (6)	_		_	1.5	_	_	1.5		_	1.5	_		1.5	V
Absolute V <sub>MIN</sub> for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak	V <sub>ICM</sub> = 0.82 V setting	_	_	2.7	_	_	2.7	_	_	2.7	_	_	2.7	V
differential input voltage V <sub>ID</sub> (diff p-p)	V <sub>ICM</sub> =1.1 V setting (7)	_	_	1.6	_		1.6	_	_	1.6	_	_	1.6	V

Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics

December 2013 Altera Corporation

Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 4 of 7)

Symbol/	0		13			C4			C5 and Is	j	C6		11:4	
Description	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Minimum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p)	_	100	_	_	100	_	_	100	_	_	100	_	_	mV
V	V <sub>ICM</sub> = 0.82 V setting	_	820	_	_	820	_	_	820	_	_	820	_	mV
V <sub>ICM</sub>	V <sub>ICM</sub> =1.1 V setting (7)	_	1100	_	_	1100	_	_	1100	_	_	1100	_	mV
Differential on-chip termination resistors	$100-\Omega$ setting	_	100	_	_	100	_	_	100	_	_	100	_	Ω
Return loss	PCle							50	MHz to 1.2	25 GHz: –10d	dB			•
differential mode	XAUI							100	MHz to 2	.5 GHz: –10	dB			
Return loss	PCle							50	MHz to 1.	25 GHz: –6d	В			
common mode	XAUI							10	0 MHz to 2	2.5 GHz: –6d	В			
Programmable PPM detector (8)	_						62.5, 100, 1 250, 300, 500							ppm
Run length	_	_	80	_	_	80	_	_	80	_	_	80	_	UI
Programmable equalization	_	_	_	7	_	_	7	_	_	7	_	_	7	dB
Signal detect/loss threshold	PCIe Mode	65	_	175	65	_	175	65	_	175	65	_	175	mV
CDR LTR time	_	_	_	75	_	_	75	_	_	75	_	_	75	μs
CDR minimum T1b (10)	_	15			15			15			15			μѕ

Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 6 of 7)

Symbol/	Condition		13			C4			C5 and I	5		C6		Unit
Description	Contaction	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
Intra- differential pair skew	_	_	_	15	_	_	15	_	_	15	_	_	15	ps
Intra-transceiver block skew	PCIe ×4	_	_	120	_	_	120	_	_	120	_	_	120	ps
Inter-transceiver block skew	PCIe ×8	_	_	300	_	_	300	_	_	300	_	_	300	ps
CMU PLLO and CM	IU PLL1													
CMU PLL lock time from CMUPLL_ reset deassertion	_	_	_	100	_	_	100	_	_	100	_	_	100	μ\$
PLD-Transceiver I	nterface		•		•	•		•	•		•	•	•	
Interface speed	_	25	_	320	25	_	240	25	_	240	25	_	200	MHz

Table 1–35 lists the transceiver specifications for Arria II GZ devices.

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 1 of 5)

Symbol/		_	C3 and –I3	(1)		-C4 and -	14	
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Reference Clock			•		•	•		
Supported I/O Standards	1.2-V PCML,	1.5-V PC	ML, 2.5-V	PCML, Diffe	rential LVI	PECL, LVD	S, and HCS	L
Input frequency from REFCLK input pins	_	50	_	697	50	_	637.5	MHz
Phase frequency detector (CMU PLL and receiver CDR)	_	50	_	325	50	_	325	MHz
Absolute $V_{\text{MAX}}$ for a REFCLK pin	_	_	_	1.6	_	_	1.6	V
Operational V <sub>MAX</sub> for a REFCLK pin	_	_	_	1.5	_	_	1.5	V
Absolute $V_{\text{MIN}}$ for a REFCLK pin	_	-0.4	_	_	-0.4	_	_	V
Rise/fall time (2)	_	_	_	0.2	_	—	0.2	UI
Duty cycle	_	45		55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	1600	200	_	1600	mV
Spread-spectrum modulating clock frequency	PCIe	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PCle	_	0 to -0.5%		_	0 to -0.5%		
On-chip termination resistors	_	_	100	_	_	100	_	Ω
V <sub>ICM</sub> (AC coupled)	_		1100 ± 10	%		1100 ± 10	%	mV
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	mV
	10 Hz	_	_	-50	_	_	-50	dBc/Hz
	100 Hz	_	_	-80	_	_	-80	dBc/Hz
Transmitter REFCLK Phase	1 KHz			-110		_	-110	dBc/Hz
Noise	10 KHz		_	-120	_		-120	dBc/Hz
	100 KHz	_	_	-120	_	_	-120	dBc/Hz
	≥ 1 MHz	_		-130	_		-130	dBc/Hz
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3)	10 KHz to 20 MHz	_	_	3	_	_	3	ps
R <sub>REF</sub>	_	_	2000 ± 1%	_		2000 ± 1%		Ω

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 2 of 5)

Symbol/	Oandikiana	-	C3 and -I3	3 (1)		11		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Transceiver Clocks			•			•		
Calibration block clock frequency (cal_blk_clk)	_	10	_	125	10	_	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	MHz
reconfig_clk Clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 <i>(4)</i>	_	50	2.5/ 37.5 <i>(4)</i>	_	50	MHz
Delta time between reconfig_clks (5)	_	_	_	2	_	_	2	ms
Transceiver block minimum power-down (gxb_powerdown) pulse width	_	1	_	_	1	_	_	μѕ
Receiver								
Supported I/O Standards	1.4-	V PCML,	1.5-V PCN	IL, 2.5-V PC	ML, LVPE	CL, and L\	/DS	
Data rate (16)	_	600	_	6375	600		3750	Mbps
Absolute $V_{MAX}$ for a receiver pin $(6)$	_		_	1.6	_	_	1.6	٧
Operational V <sub>MAX</sub> for a receiver pin	_		_	1.5	_	_	1.5	٧
Absolute $V_{\mbox{\scriptsize MIN}}$ for a receiver pin	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	_	_	_	1.6	_	_	1.6	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub>	V <sub>ICM</sub> = 0.82 V setting	_	_	2.7	_	_	2.7	V
(diff p-p) after device configuration	V <sub>ICM</sub> =1.1 V setting (7)	_	_	1.6		_	1.6	V
Minimum differential eye opening at receiver serial	Data Rate = 600 Mbps to 5 Gbps Equalization = 0 DC gain = 0 dB	100	_	_	165	_	_	mV
input pins (8)	Data Rate > 5 Gbps Equalization = 0 DC gain = 0 dB	165	_	_	165	_	_	mV
V	V <sub>ICM</sub> = 0.82 V setting		820 ± 10	%		820 ± 10%		
V <sub>ICM</sub>	$V_{ICM} = 1.1 \text{ V setting}$ (7)		1100 ± 10	1%	1100 ± 10%			mV

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 5 of 5)

Symbol/	O a malistica ma	-(	C3 and –I3	(1)		-C4 and -	14	11-14
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
	PCIe Gen1			2.5 -	3.5			MHz
	PCIe Gen2			6 -	8			MHz
	(OIF) CEI PHY at 4.976 Gbps	7 - 11						
	(OIF) CEI PHY at 6.375 Gbps			5 -	10			MHz
-3 dB Bandwidth	XAUI			2 -	4			MHz
	SRIO 1.25 Gbps			3 -	5.5			MHz
	SRIO 2.5 Gbps			3 -	5.5			MHz
	SRIO 3.125 Gbps			2 -	4			MHz
	GIGE			2.5 -	4.5			MHz
	SONET OC12			1.5 -	2.5			MHz
	SONET OC48			3.5	- 6			MHz
Transceiver-FPGA Fabric In	terface							
Interface speed	_	25	_	325	25	_	250	MHz
Digital reset pulse width	_		Minimu	ım is two pa	arallel cloc	k cycles		_

#### Notes to Table 1-35:

- (1) The 3x speed grade is the fastest speed grade offered in the following Arria II GZ devices: EP2AGZ255, EP2AGZ300, and EP2AGZ350.
- (2) The rise and fall time transition is specified from 20% to 80%.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz \* 100/f.
- (4) The minimum reconfig\_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum reconfig\_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode.
- (5) If your design uses more than one dynamic reconfiguration controller (altgx\_reconfig) instances to control the transceiver (altgx) channels physically located on the same side of the device AND if you use different reconfig\_clk sources for these altgx\_reconfig instances, the delta time between any two of these reconfig\_clk sources becoming stable must not exceed the maximum specification listed.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX  $V_{ICM}$  setting if the input serial data standard is LVDS.
- (8) The differential eye opening specification at the receiver input pins assumes that Receiver Equalization is disabled. If you enable Receiver Equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level. Use H-Spice simulation to derive the minimum eye opening requirement with Receiver Equalization enabled.
- (9) The rate matcher supports only up to  $\pm$  300 ppm.
- (10) Time taken to rx\_pll\_locked goes high from rx\_analogreset de-assertion. Refer to Figure 1-1 on page 1-33.
- (11) Time for which the CDR must be kept in lock-to-reference mode after rx\_pll\_locked goes high and before rx\_locktodata is asserted in manual mode. Refer to Figure 1–1 on page 1–33.
- (12) Time taken to recover valid data after the rx locktodata signal is asserted in manual mode. Refer to Figure 1-1 on page 1-33.
- (13) Time taken to recover valid data after the rx freqlocked signal goes high in automatic mode. Refer to Figure 1-2 on page 1-33.
- (14) A GPLL may be required to meet the PMA-FPGA fabric interface timing above certain data rates. For more information, refer to the *Transceiver Clocking for Arria II Devices* chapter.
- (15) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (16) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Table 1-41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 2 of 7)

Symbol/	Oandille	-	-C3 and	-I3	-	-C4 and -	-14	11!4
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
	Jitter frequency = 0.06 KHz		. 45			. 45		
	Pattern = PRBS15		> 15			> 15		UI
	Jitter frequency = 100 KHZ		. 1 5			> 1.5		UI
	Pattern = PRBS15		> 1.5			> 1.0		UI
Jitter tolerance at 2488.32 Mbps	Jitter frequency = 1 MHz		> 0.15			> 0.15		UI
	Pattern = PRBS15							
	Jitter frequency = 10 MHz		> 0.15			> 0.15		UI
	Pattern = PRBS15		> 0.10			> 0.13		UI
Fibre Channel Transmit Jitter Gen	eration <i>(4)</i> , <i>(5)</i>							
Total jitter FC-1	Pattern = CRPAT	_		0.23	_	_	0.23	UI
Deterministic jitter FC-1	Pattern = CRPAT	_	_	0.11	_	_	0.11	UI
Total jitter FC-2	Pattern = CRPAT	_	_	0.33	_	_	0.33	UI
Deterministic jitter FC-2	Pattern = CRPAT	_	_	0.2	_	_	0.2	UI
Total jitter FC-4	Pattern = CRPAT	_	_	0.52	_	_	0.52	UI
Deterministic jitter FC-4	Pattern = CRPAT	_	_	0.33	_	_	0.33	UI
Fibre Channel Receiver Jitter Tole	erance <i>(4)</i> , <i>(6)</i>	•						•
Deterministic jitter FC-1	Pattern = CJTPAT		> 0.37			> 0.37		UI
Random jitter FC-1	Pattern = CJTPAT		> 0.31			> 0.31		UI
Sinusoidal jitter FC-1	Fc/25000		> 1.5			> 1.5		UI
Siliusuluai jillei FG-1	Fc/1667		> 0.1			> 0.1		UI
Deterministic jitter FC-2	Pattern = CJTPAT		> 0.33			> 0.33		UI
Random jitter FC-2	Pattern = CJTPAT		> 0.29			> 0.29		UI
Sinusoidal jitter FC-2	Fc/25000		> 1.5			> 1.5		UI
Siliusoluai jillei 10-2	Fc/1667		> 0.1			> 0.1		UI
Deterministic jitter FC-4	Pattern = CJTPAT		> 0.33			> 0.33		UI
Random jitter FC-4	Pattern = CJTPAT		> 0.29			> 0.29		UI
Sinusoidal jitter FC-4	Fc/25000		> 1.5			> 1.5		UI
omasolaar jittor 10 4	Fc/1667		> 0.1			> 0.1		UI
XAUI Transmit Jitter Generation (	7)							
Total jitter at 3.125 Gbps	Pattern = CJPAT	_	_	0.3	_	_	0.3	UI
Deterministic jitter at 3.125 Gbps	Pattern = CJPAT	-	_	0.17	_	_	0.17	UI
XAUI Receiver Jitter Tolerance (7	)	•	•		•			
Total jitter	_		> 0.65			> 0.65		UI
Deterministic jitter	_		> 0.37			> 0.37		UI

# **Core Performance Specifications for the Arria II Device Family**

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), embedded memory, configuration, and JTAG specifications for Arria II GX and GZ devices.

### **Clock Tree Specifications**

Table 1-42 lists the clock tree specifications for Arria II GX devices.

Table 1-42. Clock Tree Performance for Arria II GX Devices

Clock Network			Unit	
GIOCK NGIWOIK	13, C4	C5,I5	C6	Unit
GCLK and RCLK	500	500	400	MHz
PCLK	420	350	280	MHz

Table 1–43 lists the clock tree specifications for Arria II GZ devices.

Table 1-43. Clock Tree Performance for Arria II GZ Devices

Clock Network	Perfo	llnit	
GIUCK NELWURK	–C3 and –I3	-C4 and -I4	Unit
GCLK and RCLK	700	500	MHz
PCLK	500	450	MHz

# **PLL Specifications**

Table 1–44 lists the PLL specifications for Arria II GX devices.

Table 1-44. PLL Specifications for Arria II GX Devices (Part 1 of 3)

Symbol	Description	Min	Тур	Max	Unit
	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-4 Speed Grade)	5	_	670 (1)	MHz
f <sub>IN</sub>	Input clock frequency (from clock input pins residing in right/top/bottom banks) (–5 Speed Grade)	5	_	622 (1)	MHz
	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-6 Speed Grade)	5	_	500 (1)	MHz
f <sub>INPFD</sub>	Input frequency to the PFD	5	_	325	MHz
f <sub>VCO</sub>	PLL VCO operating Range (2)	600	_	1,400	MHz
f <sub>INDUTY</sub>	Input clock duty cycle	40	_	60	%
f <sub>EINDUTY</sub>	External feedback clock input duty cycle	40	_	60	%
t <sub>INCCJ</sub> (3),	Input clock cycle-to-cycle jitter (Frequency ≥ 100 MHz)	_	_	0.15	UI (p-p)
(4)	Input clock cycle-to-cycle jitter (Frequency ≤ 100 MHz)	_	_	±750	ps (p-p)

Table 1-47. DSP Block Performance Specifications for Arria II GZ Devices (Note 1) (Part 2 of 2)

Mode	Resources Performance		Unit	
Mode	Number of Multipliers	-3	-4	UIIIL
Double mode	1	440	380	MHz

#### Notes to Table 1-47:

- (1) Maximum is for fully pipelined block with Round and Saturation disabled.
- (2) Maximum for loopback input registers disabled, Round and Saturation disabled, and pipeline and output registers enabled.

## **Embedded Memory Block Specifications**

Table 1–48 lists the embedded memory block specifications for Arria II GX devices.

Table 1-48. Embedded Memory Block Performance Specifications for Arria II GX Devices

		Resou	rces Used		Perfo	rmance		
Memory	Mode	ALUTS	Embedded Memory	13	C4	C5,I5	C6	Unit
Memory	Single port 64 × 10	0	1	450	500	450	378	MHz
Logic Array	Simple dual-port 32 × 20 single clock	0	1	270	500	450	378	MHz
Block (MLAB)	Simple dual-port 64 × 10 single clock	0	1	428	500	450	378	MHz
	Single-port 256 × 36	0	1	360	400	360	310	MHz
	Single-port 256 × 36, with the read-during-write option set to Old Data	0	1	250	280	250	210	MHz
	Simple dual-port 256 × 36 single CLK	0	1	360	400	360	310	MHz
M9K Block	Single-port 256 × 36 single CLK, with the <b>read-during-write</b> option set to <b>Old Data</b>	0	1	250	280	250	210	MHz
	True dual port 512 × 18 single CLK	0	1	360	400	360	310	MHz
	True dual-port 512 × 18 single CLK, with the <b>read-during-write</b> option set to <b>Old Data</b>	0	1	250	280	250	210	MHz
	Min Pulse Width (clock high time)		_	900	850	950	1130	ps
	Min Pulse Width (clock low time)	_	_	730	690	770	920	ps

Figure 1–6 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

Figure 1–6. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for Arria II GZ Devices at a 1.25 Gbps Data Rate




Table 1–56 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

Table 1–56. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for Arria II GZ Devices at 1.25 Gbps Data Rate

Jitter Frequency (Hz)		Sinusoidal Jitter (UI)
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

### **External Memory Interface Specifications**



For the maximum clock rate supported for Arria II GX and GZ device family, refer to the External Memory Interface Spec Estimator page on the Altera website.

Table 1–57 lists the external memory interface specifications for Arria II GX devices.

Table 1–57. External Memory Interface Specifications for Arria II GX Devices (Part 1 of 2)

Frequency Mode	Frequency Range (MHz)		Resolution	DQS Delay	Number of	
	C4	13, C5, I5	C6	(°)	Buffer Mode (1)	Delay Chains
0	90-140	90-130	90-110	22.5	Low	16
1	110-180	110-170	110-150	30	Low	12
2	140-220	140-210	140-180	36	Low	10
3	170-270	170-260	170-220	45	Low	8
4	220-340	220-310	220-270	30	High	12

# I/O Timing

Altera offers two ways to determine I/O timing:

- Using the Microsoft Excel-based I/O Timing.
- Using the Quartus II Timing Analyzer.

The Microsoft Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.



The Microsoft Excel-based I/O Timing spreadsheet is downloadable from the Literature: Arria II Devices web page.

Table 1-68. Glossary (Part 2 of 4)

Letter	Subject	Definitions	
	J	High-speed I/O block: Deserialization factor (width of parallel data bus).  JTAG Timing Specifications:	
G, H, I, J	JTAG Timing Specifications	TDI  TDI $t_{JPZX}$ $t_{JPZX}$ TDO $t_{JPZX}$ $t_{JPZX}$	
		PLL Specification parameters:  Diagram of PLL Specifications (1)  CLIKOUT Pins	
K, L, M, N, O, P	PLL Specifications	CLK  Core Clock  Reconfigurable in User Mode  External Feedback	
		Notes:  (1) CoreClock can only be fed by dedicated clock input pins or PLL outputs.  (2) This is the VCO post-scale counter K.	
Q, R	R <sub>L</sub>	Receiver differential input discrete resistor (external to the Arria II device).	

Table 1-68. Glossary (Part 3 of 4)

Letter	Subject	Definitions			
S	Subject  SW (sampling window)  Single-ended Voltage Referenced I/O Standard	The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window:  Timing Diagram    Bil Time			
		V <sub>SS</sub>			
	t <sub>C</sub>	High-speed receiver and transmitter input and output clock period.			
	TCCS (channel-to- channel- skew)	The timing difference between the fastest and slowest output edges, including $t_{\rm CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>S</b> in this table).			
		High-speed I/O block: Duty cycle on the high-speed transmitter output clock.			
	<b>t</b> <sub>DUTY</sub>	Timing Unit Interval (TUI)			
Т	ווטער	The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(Receiver\ Input\ Clock\ Frequency\ Multiplication\ Factor) = t_C/w)$			
	t <sub>FALL</sub>	Signal high-to-low transition time (80-20%)			
	t <sub>INCCJ</sub>	Cycle-to-cycle jitter tolerance on the PLL clock input.			
	t <sub>OUTPJ_IO</sub>	Period jitter on the general purpose I/O driven by a PLL.			
	_	Period jitter on the dedicated clock output driven by a PLL.			
	t <sub>outpj_dc</sub>	Fellou jitter on the dedicated clock output driven by a FLE.			