



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                         |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                |
| Number of LABs/CLBs            | 4964                                                                                                                                    |
| Number of Logic Elements/Cells | 118143                                                                                                                                  |
| Total RAM Bits                 | 8315904                                                                                                                                 |
| Number of I/O                  | 372                                                                                                                                     |
| Number of Gates                | -                                                                                                                                       |
| Voltage - Supply               | 0.87V ~ 0.93V                                                                                                                           |
| Mounting Type                  | Surface Mount                                                                                                                           |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                         |
| Package / Case                 | 780-BBGA, FCBGA                                                                                                                         |
| Supplier Device Package        | 780-FBGA (29x29)                                                                                                                        |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep2agx125ef29c6es">https://www.e-xfl.com/product-detail/intel/ep2agx125ef29c6es</a> |

**I/O Pin Leakage Current**

Table 1-7 lists the Arria II GX I/O pin leakage current specifications.

**Table 1-7. I/O Pin Leakage Current for Arria II GX Devices**

| Symbol   | Description        | Conditions                        | Min | Typ | Max | Unit          |
|----------|--------------------|-----------------------------------|-----|-----|-----|---------------|
| $I_I$    | Input pin          | $V_I = 0\text{ V to }V_{CCIOMAX}$ | -10 | —   | 10  | $\mu\text{A}$ |
| $I_{OZ}$ | Tri-stated I/O pin | $V_O = 0\text{ V to }V_{CCIOMAX}$ | -10 | —   | 10  | $\mu\text{A}$ |

Table 1-8 lists the Arria II GZ I/O pin leakage current specifications.

**Table 1-8. I/O Pin Leakage Current for Arria II GZ Devices**

| Symbol   | Description        | Conditions                        | Min | Typ | Max | Unit          |
|----------|--------------------|-----------------------------------|-----|-----|-----|---------------|
| $I_I$    | Input pin          | $V_I = 0\text{ V to }V_{CCIOMAX}$ | -20 | —   | 20  | $\mu\text{A}$ |
| $I_{OZ}$ | Tri-stated I/O pin | $V_O = 0\text{ V to }V_{CCIOMAX}$ | -20 | —   | 20  | $\mu\text{A}$ |

**Bus Hold**

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1-9 lists bus hold specifications for Arria II GX devices.

**Table 1-9. Bus Hold Parameters for Arria II GX Devices (Note 1)**

| Parameter                         | Symbol            | Cond.                                     | V <sub>CCIO</sub> (V) |      |       |       |      |      |     |      |     |      |     |      | Unit |
|-----------------------------------|-------------------|-------------------------------------------|-----------------------|------|-------|-------|------|------|-----|------|-----|------|-----|------|------|
|                                   |                   |                                           | 1.2                   |      | 1.5   |       | 1.8  |      | 2.5 |      | 3.0 |      | 3.3 |      |      |
|                                   |                   |                                           | Min                   | Max  | Min   | Max   | Min  | Max  | Min | Max  | Min | Max  | Min | Max  |      |
| Bus-hold low, sustaining current  | I <sub>SUSL</sub> | V <sub>IN</sub> > V <sub>IL</sub> (max.)  | 8                     | —    | 12    | —     | 30   | —    | 50  | —    | 70  | —    | 70  | —    | μA   |
| Bus-hold high, sustaining current | I <sub>SUSH</sub> | V <sub>IN</sub> < V <sub>IL</sub> (min.)  | −8                    | —    | −12   | —     | −30  | —    | −50 | —    | −70 | —    | −70 | —    | μA   |
| Bus-hold low, overdrive current   | I <sub>ODL</sub>  | 0 V < V <sub>IN</sub> < V <sub>CCIO</sub> | —                     | 125  | —     | 175   | —    | 200  | —   | 300  | —   | 500  | —   | 500  | μA   |
| Bus-hold high, overdrive current  | I <sub>ODH</sub>  | 0 V < V <sub>IN</sub> < V <sub>CCIO</sub> | —                     | −125 | —     | −175  | —    | −200 | —   | −300 | —   | −500 | —   | −500 | μA   |
| Bus-hold trip point               | V <sub>TRIP</sub> | —                                         | 0.3                   | 0.9  | 0.375 | 1.125 | 0.68 | 1.07 | 0.7 | 1.7  | 0.8 | 2    | 0.8 | 2    | V    |

**Note to Table 1-9:**

(1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Table 1-30 lists the HSTL I/O standards for Arria II GX devices.

**Table 1-30. Differential HSTL I/O Standards for Arria II GX Devices**

| I/O Standard        | V <sub>CCIO</sub> (V) |     |       | V <sub>DIF(DC)</sub> (V) |     | V <sub>X(AC)</sub> (V) |                         |      | V <sub>CM(DC)</sub> (V)  |                         |                          | V <sub>DIF(AC)</sub> (V) |     |
|---------------------|-----------------------|-----|-------|--------------------------|-----|------------------------|-------------------------|------|--------------------------|-------------------------|--------------------------|--------------------------|-----|
|                     | Min                   | Typ | Max   | Min                      | Max | Min                    | Typ                     | Max  | Min                      | Typ                     | Max                      | Min                      | Max |
| HSTL-18 Class I     | 1.71                  | 1.8 | 1.89  | 0.2                      | —   | 0.85                   | —                       | 0.95 | 0.88                     | —                       | 0.95                     | 0.4                      | —   |
| HSTL-15 Class I, II | 1.425                 | 1.5 | 1.575 | 0.2                      | —   | 0.71                   | —                       | 0.79 | 0.71                     | —                       | 0.79                     | 0.4                      | —   |
| HSTL-12 Class I, II | 1.14                  | 1.2 | 1.26  | 0.16                     | —   | —                      | 0.5 × V <sub>CCIO</sub> | —    | 0.48 × V <sub>CCIO</sub> | 0.5 × V <sub>CCIO</sub> | 0.52 × V <sub>CCIO</sub> | 0.3                      | —   |

Table 1-31 lists the HSTL I/O standards for Arria II GZ devices.

**Table 1-31. Differential HSTL I/O Standards for Arria II GZ Devices**

| I/O Standard        | V <sub>CCIO</sub> (V) |     |       | V <sub>DIF(DC)</sub> (V) |                         | V <sub>X(AC)</sub> (V) |                         |      | V <sub>CM(DC)</sub> (V) |                         |                         | V <sub>DIF(AC)</sub> (V) |                          |
|---------------------|-----------------------|-----|-------|--------------------------|-------------------------|------------------------|-------------------------|------|-------------------------|-------------------------|-------------------------|--------------------------|--------------------------|
|                     | Min                   | Typ | Max   | Min                      | Max                     | Min                    | Typ                     | Max  | Min                     | Typ                     | Max                     | Min                      | Max                      |
| HSTL-18 Class I     | 1.71                  | 1.8 | 1.89  | 0.2                      | —                       | 0.78                   | —                       | 1.12 | 0.78                    | —                       | 1.12                    | 0.4                      | —                        |
| HSTL-15 Class I, II | 1.425                 | 1.5 | 1.575 | 0.2                      | —                       | 0.68                   | —                       | 0.9  | 0.68                    | —                       | 0.9                     | 0.4                      | —                        |
| HSTL-12 Class I, II | 1.14                  | 1.2 | 1.26  | 0.16                     | V <sub>CCIO</sub> + 0.3 | —                      | 0.5 × V <sub>CCIO</sub> | —    | 0.4 × V <sub>CCIO</sub> | 0.5 × V <sub>CCIO</sub> | 0.6 × V <sub>CCIO</sub> | 0.3                      | V <sub>CCIO</sub> + 0.48 |

Table 1-32 lists the differential I/O standard specifications for Arria II GX devices.

**Table 1-32. Differential I/O Standard Specifications for Arria II GX Devices (Note 1)**

| I/O Standard  | V <sub>CCIO</sub> (V) |     |       | V <sub>ID</sub> (mV) |                          |     | V <sub>ICM</sub> (V) (2) |      | V <sub>OD</sub> (V) (3) |     |     | V <sub>OCM</sub> (V) |      |       |
|---------------|-----------------------|-----|-------|----------------------|--------------------------|-----|--------------------------|------|-------------------------|-----|-----|----------------------|------|-------|
|               | Min                   | Typ | Max   | Min                  | Cond.                    | Max | Min                      | Max  | Min                     | Typ | Max | Min                  | Typ  | Max   |
| 2.5 V LVDS    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.80 | 0.247                   | —   | 0.6 | 1.125                | 1.25 | 1.375 |
| RSDS (4)      | 2.375                 | 2.5 | 2.625 | —                    | —                        | —   | —                        | —    | 0.1                     | 0.2 | 0.6 | 0.5                  | 1.2  | 1.4   |
| Mini-LVDS (4) | 2.375                 | 2.5 | 2.625 | —                    | —                        | —   | —                        | —    | 0.25                    | —   | 0.6 | 1                    | 1.2  | 1.4   |
| LVPECL (5)    | 2.375                 | 2.5 | 2.625 | 300                  | —                        | —   | 0.6                      | 1.8  | —                       | —   | —   | —                    | —    | —     |
| BLVDS (6)     | 2.375                 | 2.5 | 2.625 | 100                  | —                        | —   | —                        | —    | —                       | —   | —   | —                    | —    | —     |

**Notes to Table 1-32:**

- (1) The 1.5 V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1-21.
- (2) V<sub>IN</sub> range: 0 ≤ V<sub>IN</sub> ≤ 1.85 V.
- (3) R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.
- (4) The RSDS and mini-LVDS I/O standards are only supported for differential outputs.
- (5) The LVPECL input standard is supported at the dedicated clock input pins (GCLK) only.
- (6) There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. These specifications depend on the system topology.

Table 1–33 lists the differential I/O standard specifications for Arria II GZ devices.

**Table 1–33. Differential I/O Standard Specifications for Arria II GZ Devices (Note 1)**

| I/O Standard<br>(2) | V <sub>CCIO</sub> (V) |     |       | V <sub>ID</sub> (mV) |                          |     | V <sub>ICM(DC)</sub> (V) |           | V <sub>OD</sub> (V) (3) |     |     | V <sub>OCM</sub> (V) (3) |      |       |
|---------------------|-----------------------|-----|-------|----------------------|--------------------------|-----|--------------------------|-----------|-------------------------|-----|-----|--------------------------|------|-------|
|                     | Min                   | Typ | Max   | Min                  | Cond.                    | Max | Min                      | Max       | Min                     | Typ | Max | Min                      | Typ  | Max   |
| 2.5 V LVDS (HIO)    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.8       | 0.247                   | —   | 0.6 | 1.125                    | 1.25 | 1.375 |
| 2.5 V LVDS (VIO)    | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.05                     | 1.8       | 0.247                   | —   | 0.6 | 1                        | 1.25 | 1.5   |
| RSDS (HIO)          | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | 1.4       | 0.1                     | 0.2 | 0.6 | 0.5                      | 1.2  | 1.4   |
| RSDS (VIO)          | 2.375                 | 2.5 | 2.625 | 100                  | V <sub>CM</sub> = 1.25 V | —   | 0.3                      | 1.4       | 0.1                     | 0.2 | 0.6 | 0.5                      | 1.2  | 1.5   |
| Mini-LVDS (HIO)     | 2.375                 | 2.5 | 2.625 | 200                  | —                        | 600 | 0.4                      | 1.32<br>5 | 0.25                    | —   | 0.6 | 1                        | 1.2  | 1.4   |
| Mini-LVDS (VIO)     | 2.375                 | 2.5 | 2.625 | 200                  | —                        | 600 | 0.4                      | 1.32<br>5 | 0.25                    | —   | 0.6 | 1                        | 1.2  | 1.5   |
| LVPECL              | 2.375                 | 2.5 | 2.625 | 300                  | —                        | —   | 0.6                      | 1.8       | —                       | —   | —   | —                        | —    | —     |
| BLVDS (4)           | 2.375                 | 2.5 | 2.625 | 100                  | —                        | —   | —                        | —         | —                       | —   | —   | —                        | —    | —     |

**Notes to Table 1–33:**

- (1) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–21.
- (2) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (3) R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.
- (4) There are no fixed V<sub>ICM</sub>, V<sub>OD</sub>, and V<sub>OCM</sub> specifications for BLVDS. These specifications depend on the system topology.

## Power Consumption for the Arria II Device Family

Altera offers two ways to estimate power for a design:

- Using the Microsoft Excel-based Early Power Estimator
- Using the Quartus® II PowerPlay Power Analyzer feature

The interactive Microsoft Excel-based Early Power Estimator is typically used prior to designing the FPGA in order to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, when combined with detailed circuit models, can yield very accurate power estimates.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

## Switching Characteristics

This section provides performance characteristics of the Arria II GX and GZ core and periphery blocks for commercial grade devices. The following tables are considered final and are based on actual silicon characterization and testing. These numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions.

### Transceiver Performance Specifications

Table 1–34 lists the Arria II GX transceiver specifications.

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 1 of 7)**

| Symbol/<br>Description                     | Condition                                                               | I3   |     |        | C4   |     |        | C5 and I5 |     |        | C6   |     |        | Unit |
|--------------------------------------------|-------------------------------------------------------------------------|------|-----|--------|------|-----|--------|-----------|-----|--------|------|-----|--------|------|
|                                            |                                                                         | Min  | Typ | Max    | Min  | Typ | Max    | Min       | Typ | Max    | Min  | Typ | Max    |      |
| Reference Clock                            |                                                                         |      |     |        |      |     |        |           |     |        |      |     |        |      |
| Supported I/O Standards                    | 1.2-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS, and HCSL |      |     |        |      |     |        |           |     |        |      |     |        |      |
| Input frequency from REFCLK input pins     | —                                                                       | 50   | —   | 622.08 | 50   | —   | 622.08 | 50        | —   | 622.08 | 50   | —   | 622.08 | MHz  |
| Input frequency from PLD input             | —                                                                       | 50   | —   | 200    | 50   | —   | 200    | 50        | —   | 200    | 50   | —   | 200    | MHz  |
| Absolute V <sub>MAX</sub> for a REFCLK pin | —                                                                       | —    | —   | 2.2    | —    | —   | 2.2    | —         | —   | 2.2    | —    | —   | 2.2    | V    |
| Absolute V <sub>MIN</sub> for a REFCLK pin | —                                                                       | −0.3 | —   | —      | −0.3 | —   | —      | −0.3      | —   | —      | −0.3 | —   | —      | V    |
| Rise/fall time (2)                         | —                                                                       | —    | —   | 0.2    | —    | —   | 0.2    | —         | —   | 0.2    | —    | —   | 0.2    | UI   |
| Duty cycle                                 | —                                                                       | 45   | —   | 55     | 45   | —   | 55     | 45        | —   | 55     | 45   | —   | 55     | %    |
| Peak-to-peak differential input voltage    | —                                                                       | 200  | —   | 2000   | 200  | —   | 2000   | 200       | —   | 2000   | 200  | —   | 2000   | mV   |
| Spread-spectrum modulating clock frequency | PCIe                                                                    | 30   | —   | 33     | 30   | —   | 33     | 30        | —   | 33     | 30   | —   | 33     | kHz  |

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 2 of 7)**

| Symbol/<br>Description                                       | Condition                                  | I3             |                |      | C4             |                |      | C5 and I5      |                |      | C6             |                |      | Unit     |
|--------------------------------------------------------------|--------------------------------------------|----------------|----------------|------|----------------|----------------|------|----------------|----------------|------|----------------|----------------|------|----------|
|                                                              |                                            | Min            | Typ            | Max  | Min            | Typ            | Max  | Min            | Typ            | Max  | Min            | Typ            | Max  |          |
| Spread-spectrum downspread                                   | PCIe                                       | —              | 0 to –0.5%     | —    | —              | 0 to –0.5%     | —    | —              | 0 to –0.5%     | —    | —              | 0 to –0.5%     | —    | —        |
| On-chip termination resistors                                | —                                          | —              | 100            | —    | —              | 100            | —    | —              | 100            | —    | —              | 100            | —    | $\Omega$ |
| $V_{ICM}$ (AC coupled)                                       | —                                          | $1100 \pm 5\%$ |                |      | $1100 \pm 5\%$ |                |      | $1100 \pm 5\%$ |                |      | $1100 \pm 5\%$ |                |      | mV       |
| $V_{ICM}$ (DC coupled)                                       | HCSL I/O standard for PCIe reference clock | 250            | —              | 550  | 250            | —              | 550  | 250            | —              | 550  | 250            | —              | 550  | mV       |
| Transmitter REFCLK Phase Noise                               | 10 Hz                                      | —              | —              | -50  | —              | —              | -50  | —              | —              | -50  | —              | —              | -50  | dBc/Hz   |
|                                                              | 100 Hz                                     | —              | —              | -80  | —              | —              | -80  | —              | —              | -80  | —              | —              | -80  | dBc/Hz   |
|                                                              | 1 KHz                                      | —              | —              | -110 | —              | —              | -110 | —              | —              | -110 | —              | —              | -110 | dBc/Hz   |
|                                                              | 10 KHz                                     | —              | —              | -120 | —              | —              | -120 | —              | —              | -120 | —              | —              | -120 | dBc/Hz   |
|                                                              | 100 KHz                                    | —              | —              | -120 | —              | —              | -120 | —              | —              | -120 | —              | —              | -120 | dBc/Hz   |
|                                                              | $\geq 1$ MHz                               | —              | —              | -130 | —              | —              | -130 | —              | —              | -130 | —              | —              | -130 | dBc/Hz   |
| Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3) | 10 KHz to 20 MHz                           | —              | —              | 3    | —              | —              | 3    | —              | —              | 3    | —              | —              | 3    | ps       |
| $R_{ref}$                                                    | —                                          | —              | $2000 \pm 1\%$ | —    | —              | $2000 \pm 1\%$ | —    | —              | $2000 \pm 1\%$ | —    | —              | $2000 \pm 1\%$ | —    | $\Omega$ |
| <b>Transceiver Clocks</b>                                    |                                            |                |                |      |                |                |      |                |                |      |                |                |      |          |
| Calibration block clock frequency (cal_blk_clk)              | —                                          | 10             | —              | 125  | 10             | —              | 125  | 10             | —              | 125  | 10             | —              | 125  | MHz      |

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 4 of 7)**

| Symbol/<br>Description                                              | Condition                     | I3                                             |      |     | C4                        |      |     | C5 and I5 |      |     | C6  |      |     | Unit     |
|---------------------------------------------------------------------|-------------------------------|------------------------------------------------|------|-----|---------------------------|------|-----|-----------|------|-----|-----|------|-----|----------|
|                                                                     |                               | Min                                            | Typ  | Max | Min                       | Typ  | Max | Min       | Typ  | Max | Min | Typ  | Max |          |
| Minimum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) | —                             | 100                                            | —    | —   | 100                       | —    | —   | 100       | —    | —   | 100 | —    | —   | mV       |
| $V_{ICM}$                                                           | $V_{ICM} = 0.82$ V setting    | —                                              | 820  | —   | —                         | 820  | —   | —         | 820  | —   | —   | 820  | —   | mV       |
|                                                                     | $V_{ICM} = 1.1$ V setting (7) | —                                              | 1100 | —   | —                         | 1100 | —   | —         | 1100 | —   | —   | 1100 | —   | mV       |
| Differential on-chip termination resistors                          | 100- $\Omega$ setting         | —                                              | 100  | —   | —                         | 100  | —   | —         | 100  | —   | —   | 100  | —   | $\Omega$ |
| Return loss differential mode                                       | PCIe                          |                                                |      |     | 50 MHz to 1.25 GHz: –10dB |      |     |           |      |     |     |      |     |          |
|                                                                     | XAUI                          |                                                |      |     | 100 MHz to 2.5 GHz: –10dB |      |     |           |      |     |     |      |     |          |
| Return loss common mode                                             | PCIe                          |                                                |      |     | 50 MHz to 1.25 GHz: –6dB  |      |     |           |      |     |     |      |     |          |
|                                                                     | XAUI                          |                                                |      |     | 100 MHz to 2.5 GHz: –6dB  |      |     |           |      |     |     |      |     |          |
| Programmable PPM detector (8)                                       | —                             | $\pm 62.5, 100, 125, 200, 250, 300, 500, 1000$ |      |     |                           |      |     |           |      |     |     |      |     | ppm      |
| Run length                                                          | —                             | —                                              | 80   | —   | —                         | 80   | —   | —         | 80   | —   | —   | 80   | —   | UI       |
| Programmable equalization                                           | —                             | —                                              | —    | 7   | —                         | —    | 7   | —         | —    | 7   | —   | —    | 7   | dB       |
| Signal detect/loss threshold                                        | PCIe Mode                     | 65                                             | —    | 175 | 65                        | —    | 175 | 65        | —    | 175 | 65  | —    | 175 | mV       |
| CDR LTR time (9)                                                    | —                             | —                                              | —    | 75  | —                         | —    | 75  | —         | —    | 75  | —   | —    | 75  | $\mu$ s  |
| CDR minimum T1b (10)                                                | —                             | 15                                             | —    | —   | 15                        | —    | —   | 15        | —    | —   | 15  | —    | —   | $\mu$ s  |

**Table 1-35. Transceiver Specifications for Arria II GZ Devices (Part 2 of 5)**

| Symbol/<br>Description                                                                                 | Conditions                                                           | –C3 and –I3 (1)     |     |      | –C4 and –I4         |     |      | Unit |
|--------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------|---------------------|-----|------|---------------------|-----|------|------|
|                                                                                                        |                                                                      | Min                 | Typ | Max  | Min                 | Typ | Max  |      |
| Transceiver Clocks                                                                                     |                                                                      |                     |     |      |                     |     |      |      |
| Calibration block clock frequency (cal_blk_clk)                                                        | —                                                                    | 10                  | —   | 125  | 10                  | —   | 125  | MHz  |
| fixedclk clock frequency                                                                               | PCIe Receiver Detect                                                 | —                   | 125 | —    | —                   | 125 | —    | MHz  |
| reconfig_clk clock frequency                                                                           | Dynamic reconfiguration clock frequency                              | 2.5/<br>37.5<br>(4) | —   | 50   | 2.5/<br>37.5<br>(4) | —   | 50   | MHz  |
| Delta time between reconfig_clks (5)                                                                   | —                                                                    | —                   | —   | 2    | —                   | —   | 2    | ms   |
| Transceiver block minimum power-down (gxb_powerdown) pulse width                                       | —                                                                    | 1                   | —   | —    | 1                   | —   | —    | µs   |
| Receiver                                                                                               |                                                                      |                     |     |      |                     |     |      |      |
| Supported I/O Standards                                                                                | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS                 |                     |     |      |                     |     |      |      |
| Data rate (16)                                                                                         | —                                                                    | 600                 | —   | 6375 | 600                 | —   | 3750 | Mbps |
| Absolute V <sub>MAX</sub> for a receiver pin (6)                                                       | —                                                                    | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |
| Operational V <sub>MAX</sub> for a receiver pin                                                        | —                                                                    | —                   | —   | 1.5  | —                   | —   | 1.5  | V    |
| Absolute V <sub>MIN</sub> for a receiver pin                                                           | —                                                                    | -0.4                | —   | —    | -0.4                | —   | —    | V    |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration | —                                                                    | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |
| Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration  | V <sub>ICM</sub> = 0.82 V setting                                    | —                   | —   | 2.7  | —                   | —   | 2.7  | V    |
|                                                                                                        | V <sub>ICM</sub> = 1.1 V setting (7)                                 | —                   | —   | 1.6  | —                   | —   | 1.6  | V    |
| Minimum differential eye opening at receiver serial input pins (8)                                     | Data Rate = 600 Mbps to 5 Gbps<br>Equalization = 0<br>DC gain = 0 dB | 100                 | —   | —    | 165                 | —   | —    | mV   |
|                                                                                                        | Data Rate > 5 Gbps<br>Equalization = 0<br>DC gain = 0 dB             | 165                 | —   | —    | 165                 | —   | —    | mV   |
| V <sub>ICM</sub>                                                                                       | V <sub>ICM</sub> = 0.82 V setting                                    | 820 ± 10%           |     |      | 820 ± 10%           |     |      | mV   |
|                                                                                                        | V <sub>ICM</sub> = 1.1 V setting (7)                                 | 1100 ± 10%          |     |      | 1100 ± 10%          |     |      | mV   |

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 3 of 5)

| Symbol/<br>Description                                         | Conditions                                                                           | –C3 and –I3 (1)                                                                                                                                                       |     |       | –C4 and –I4 |     |       | Unit                  |
|----------------------------------------------------------------|--------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-------|-------------|-----|-------|-----------------------|
|                                                                |                                                                                      | Min                                                                                                                                                                   | Typ | Max   | Min         | Typ | Max   |                       |
| Receiver DC Coupling Support                                   | —                                                                                    | For more information about receiver DC coupling support, refer to the “DC-Coupled Links” section in the <i>Transceiver Architecture for Arria II Devices</i> chapter. |     |       |             |     |       |                       |
| Differential on-chip termination resistors                     | 85–Ω setting                                                                         | 85 ± 20%                                                                                                                                                              |     |       | 85 ± 20%    |     |       | Ω                     |
|                                                                | 100–Ω setting                                                                        | 100 ± 20%                                                                                                                                                             |     |       | 100 ± 20%   |     |       | Ω                     |
|                                                                | 120–Ω setting                                                                        | 120 ± 20%                                                                                                                                                             |     |       | 120 ± 20%   |     |       | Ω                     |
|                                                                | 150–Ω setting                                                                        | 150 ± 20%                                                                                                                                                             |     |       | 150 ± 20%   |     |       | Ω                     |
| Differential and common mode return loss                       | PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, SRIO SR/LR, CPRI LV/HV, OBSAI, SATA | Compliant                                                                                                                                                             |     |       |             |     |       | —                     |
| Programmable PPM detector (9)                                  | —                                                                                    | ± 62.5, 100, 125, 200, 250, 300, 500, 1,000                                                                                                                           |     |       |             |     |       | ppm                   |
| Run length                                                     | —                                                                                    | —                                                                                                                                                                     | —   | 200   | —           | —   | 200   | UI                    |
| Programmable equalization                                      | —                                                                                    | —                                                                                                                                                                     | —   | 16    | —           | —   | 16    | dB                    |
| t <sub>LTR</sub> (10)                                          | —                                                                                    | —                                                                                                                                                                     | —   | 75    | —           | —   | 75    | μs                    |
| t <sub>LTR_LTD_Manual</sub> (11)                               | —                                                                                    | 15                                                                                                                                                                    | —   | —     | 15          | —   | —     | μs                    |
| t <sub>LTD_Manual</sub> (12)                                   | —                                                                                    | —                                                                                                                                                                     | —   | 4000  | —           | —   | 4000  | ns                    |
| t <sub>LTD_Auto</sub> (13)                                     | —                                                                                    | —                                                                                                                                                                     | —   | 4000  | —           | —   | 4000  | ns                    |
| Receiver CDR<br>3 dB Bandwidth in lock-to-data (LTD) mode      | PCIe Gen1                                                                            | 2.0 - 3.5                                                                                                                                                             |     |       |             |     |       | MHz                   |
|                                                                | PCIe Gen2                                                                            | 40 - 65                                                                                                                                                               |     |       |             |     |       | MHz                   |
|                                                                | (OIF) CEI PHY at 6.375 Gbps                                                          | 20 - 35                                                                                                                                                               |     |       |             |     |       | MHz                   |
|                                                                | XAUI                                                                                 | 10 - 18                                                                                                                                                               |     |       |             |     |       | MHz                   |
|                                                                | SRIO 1.25 Gbps                                                                       | 10 - 18                                                                                                                                                               |     |       |             |     |       | MHz                   |
|                                                                | SRIO 2.5 Gbps                                                                        | 10 - 18                                                                                                                                                               |     |       |             |     |       | MHz                   |
|                                                                | SRIO 3.125 Gbps                                                                      | 6 - 10                                                                                                                                                                |     |       |             |     |       | MHz                   |
|                                                                | GIGE                                                                                 | 6 - 10                                                                                                                                                                |     |       |             |     |       | MHz                   |
|                                                                | SONET OC12                                                                           | 3 - 6                                                                                                                                                                 |     |       |             |     |       | MHz                   |
|                                                                | SONET OC48                                                                           | 14 - 19                                                                                                                                                               |     |       |             |     |       | MHz                   |
| Receiver buffer and CDR offset cancellation time (per channel) | —                                                                                    | —                                                                                                                                                                     | —   | 17000 | —           | —   | 17000 | recon fig_ clk cycles |
| Programmable DC gain                                           | DC Gain Setting = 0                                                                  | —                                                                                                                                                                     | 0   | —     | —           | 0   | —     | dB                    |
|                                                                | DC Gain Setting = 1                                                                  | —                                                                                                                                                                     | 3   | —     | —           | 3   | —     | dB                    |
|                                                                | DC Gain Setting = 2                                                                  | —                                                                                                                                                                     | 6   | —     | —           | 6   | —     | dB                    |

Table 1–39 lists typical transmitter pre-emphasis levels for Arria II GZ devices (in dB) for the first post tap under the following conditions (low-frequency data pattern [five 1s and five 0s] at 6.25 Gbps). The levels listed in Table 1–39 are a representation of possible pre-emphasis levels under the specified conditions only and that the pre-emphasis levels may change with data pattern and data rate.



To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the **Arria II HSSI HSPICE** models.

**Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 1 of 2)**

| Pre-Emphasis<br>1st<br>Post-Tap<br>Setting | V <sub>DD</sub> Setting |     |      |      |     |     |     |     |
|--------------------------------------------|-------------------------|-----|------|------|-----|-----|-----|-----|
|                                            | 0                       | 1   | 2    | 3    | 4   | 5   | 6   | 7   |
| 0                                          | 0                       | 0   | 0    | 0    | 0   | 0   | 0   | 0   |
| 1                                          | N/A                     | 0.7 | 0    | 0    | 0   | 0   | 0   | 0   |
| 2                                          | N/A                     | 1   | 0.3  | 0    | 0   | 0   | 0   | 0   |
| 3                                          | N/A                     | 1.5 | 0.6  | 0    | 0   | 0   | 0   | 0   |
| 4                                          | N/A                     | 2   | 0.7  | 0.3  | 0   | 0   | 0   | 0   |
| 5                                          | N/A                     | 2.7 | 1.2  | 0.5  | 0.3 | 0   | 0   | 0   |
| 6                                          | N/A                     | 3.1 | 1.3  | 0.8  | 0.5 | 0.2 | 0   | 0   |
| 7                                          | N/A                     | 3.7 | 1.8  | 1.1  | 0.7 | 0.4 | 0.2 | 0   |
| 8                                          | N/A                     | 4.2 | 2.1  | 1.3  | 0.9 | 0.6 | 0.3 | 0   |
| 9                                          | N/A                     | 4.9 | 2.4  | 1.6  | 1.2 | 0.8 | 0.5 | 0.2 |
| 10                                         | N/A                     | 5.4 | 2.8  | 1.9  | 1.4 | 1   | 0.7 | 0.3 |
| 11                                         | N/A                     | 6   | 3.2  | 2.2  | 1.7 | 1.2 | 0.9 | 0.4 |
| 12                                         | N/A                     | 6.8 | 3.5  | 2.6  | 1.9 | 1.4 | 1.1 | 0.6 |
| 13                                         | N/A                     | 7.5 | 3.8  | 2.8  | 2.1 | 1.6 | 1.2 | 0.6 |
| 14                                         | N/A                     | 8.1 | 4.2  | 3.1  | 2.3 | 1.7 | 1.3 | 0.7 |
| 15                                         | N/A                     | 8.8 | 4.5  | 3.4  | 2.6 | 1.9 | 1.5 | 0.8 |
| 16                                         | N/A                     | N/A | 4.9  | 3.7  | 2.9 | 2.2 | 1.7 | 0.9 |
| 17                                         | N/A                     | N/A | 5.3  | 4    | 3.1 | 2.4 | 1.8 | 1.1 |
| 18                                         | N/A                     | N/A | 5.7  | 4.4  | 3.4 | 2.6 | 2   | 1.2 |
| 19                                         | N/A                     | N/A | 6.1  | 4.7  | 3.6 | 2.8 | 2.2 | 1.4 |
| 20                                         | N/A                     | N/A | 6.6  | 5.1  | 4   | 3.1 | 2.4 | 1.5 |
| 21                                         | N/A                     | N/A | 7    | 5.4  | 4.3 | 3.3 | 2.7 | 1.7 |
| 22                                         | N/A                     | N/A | 8    | 6.1  | 4.8 | 3.8 | 3   | 2   |
| 23                                         | N/A                     | N/A | 9    | 6.8  | 5.4 | 4.3 | 3.4 | 2.3 |
| 24                                         | N/A                     | N/A | 10   | 7.6  | 6   | 4.8 | 3.9 | 2.6 |
| 25                                         | N/A                     | N/A | 11.4 | 8.4  | 6.8 | 5.4 | 4.4 | 3   |
| 26                                         | N/A                     | N/A | 12.6 | 9.4  | 7.4 | 5.9 | 4.9 | 3.3 |
| 27                                         | N/A                     | N/A | N/A  | 10.3 | 8.1 | 6.4 | 5.3 | 3.6 |
| 28                                         | N/A                     | N/A | N/A  | 11.3 | 8.8 | 7.1 | 5.8 | 4   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 2 of 10)**

| Symbol/<br>Description                   | Conditions                                         | I3     |     |      | C4     |     |      | C5, I5 |     |      | C6     |     |      | Unit |
|------------------------------------------|----------------------------------------------------|--------|-----|------|--------|-----|------|--------|-----|------|--------|-----|------|------|
|                                          |                                                    | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  | Min    | Typ | Max  |      |
| Jitter tolerance at<br>2488.32 Mbps      | Jitter frequency =<br>0.06 KHz<br>Pattern = PRBS15 | > 15   |     |      | > 15   |     |      | > 15   |     |      | > 15   |     |      | UI   |
|                                          | Jitter frequency =<br>100 KHz<br>Pattern = PRBS15  | > 1.5  |     |      | > 1.5  |     |      | > 1.5  |     |      | > 1.5  |     |      | UI   |
|                                          | Jitter frequency =<br>1 MHz<br>Pattern = PRBS15    | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | UI   |
|                                          | Jitter frequency =<br>10 MHz<br>Pattern = PRBS15   | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | > 0.15 |     |      | UI   |
| XAUI Transmit Jitter Generation (3)      |                                                    |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter at<br>3.125 Gbps            | Pattern = CJPAT                                    | —      | —   | 0.3  | —      | —   | 0.3  | —      | —   | 0.3  | —      | —   | 0.3  | UI   |
| Deterministic<br>jitter at<br>3.125 Gbps | Pattern = CJPAT                                    | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | —      | —   | 0.17 | UI   |
| XAUI Receiver Jitter Tolerance (3)       |                                                    |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter                             | —                                                  | > 0.65 |     |      | > 0.65 |     |      | > 0.65 |     |      | > 0.65 |     |      | UI   |
| Deterministic<br>jitter                  | —                                                  | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | > 0.37 |     |      | UI   |
| Peak-to-peak<br>jitter                   | Jitter frequency =<br>22.1 KHz                     | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | > 8.5  |     |      | UI   |
| Peak-to-peak<br>jitter                   | Jitter frequency =<br>1.875 MHz                    | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
| Peak-to-peak<br>jitter                   | Jitter frequency =<br>20 MHz                       | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | > 0.1  |     |      | UI   |
| PCIe Transmit Jitter Generation (4)      |                                                    |        |     |      |        |     |      |        |     |      |        |     |      |      |
| Total jitter at<br>2.5 Gbps (Gen1)       | Compliance<br>pattern                              | —      | —   | 0.25 | —      | —   | 0.25 | —      | —   | 0.25 | —      | —   | 0.25 | UI   |

**Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 8 of 10)**

| Symbol/<br>Description                                     | Conditions                                               | I3     |     |           | C4     |     |       | C5, I5 |     |       | C6     |     |       | Unit |
|------------------------------------------------------------|----------------------------------------------------------|--------|-----|-----------|--------|-----|-------|--------|-----|-------|--------|-----|-------|------|
|                                                            |                                                          | Min    | Typ | Max       | Min    | Typ | Max   | Min    | Typ | Max   | Min    | Typ | Max   |      |
| CPRI Transmit Jitter Generation (11)                       |                                                          |        |     |           |        |     |       |        |     |       |        |     |       |      |
| Total jitter                                               | E.6.HV, E.12.HV<br>Pattern = CJPAT                       | —      | —   | 0.27<br>9 | —      | —   | 0.279 | —      | —   | 0.279 | —      | —   | 0.279 | UI   |
|                                                            | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | —      | —   | 0.35      | —      | —   | 0.35  | —      | —   | 0.35  | —      | —   | 0.35  | UI   |
| Deterministic jitter                                       | E.6.HV, E.12.HV<br>Pattern = CJPAT                       | —      | —   | 0.14      | —      | —   | 0.14  | —      | —   | 0.14  | —      | —   | 0.14  | UI   |
|                                                            | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | —      | —   | 0.17      | —      | —   | 0.17  | —      | —   | 0.17  | —      | —   | 0.17  | UI   |
| CPRI Receiver Jitter Tolerance (11)                        |                                                          |        |     |           |        |     |       |        |     |       |        |     |       |      |
| Total jitter tolerance                                     | E.6.HV, E.12.HV<br>Pattern = CJPAT                       | > 0.66 |     |           | > 0.66 |     |       | > 0.66 |     |       | > 0.66 |     |       | UI   |
| Deterministic jitter tolerance                             | E.6.HV, E.12.HV<br>Pattern = CJPAT                       | > 0.4  |     |           | > 0.4  |     |       | > 0.4  |     |       | > 0.4  |     |       | UI   |
| Total jitter tolerance                                     | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | > 0.65 |     |           | > 0.65 |     |       | > 0.65 |     |       | > 0.65 |     |       | UI   |
|                                                            | E.60.LV<br>Pattern = PRBS31                              | > 0.6  |     |           | —      |     |       | —      |     |       | —      |     |       | UI   |
| Deterministic jitter tolerance                             | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | > 0.37 |     |           | > 0.37 |     |       | > 0.37 |     |       | > 0.37 |     |       | UI   |
|                                                            | E.60.LV<br>Pattern = PRBS31                              | > 0.45 |     |           | —      |     |       | —      |     |       | —      |     |       | UI   |
| Combined deterministic and random jitter tolerance         | E.6.LV, E.12.LV,<br>E.24.LV, E.30.LV<br>Pattern = CJTPAT | > 0.55 |     |           | > 0.55 |     |       | > 0.55 |     |       | > 0.55 |     |       | UI   |
| OBSAI Transmit Jitter Generation (12)                      |                                                          |        |     |           |        |     |       |        |     |       |        |     |       |      |
| Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps         | REFCLK = 153.6 MHz<br>Pattern = CJPAT                    | —      | —   | 0.35      | —      | —   | 0.35  | —      | —   | 0.35  | —      | —   | 0.35  | UI   |
| Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps | REFCLK = 153.6 MHz<br>Pattern = CJPAT                    | —      | —   | 0.17      | —      | —   | 0.17  | —      | —   | 0.17  | —      | —   | 0.17  | UI   |

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 10 of 10)**

| Symbol/<br>Description                   | Conditions                                                 | I3    |     |     | C4    |     |     | C5, I5 |     |     | C6    |     |     | Unit |
|------------------------------------------|------------------------------------------------------------|-------|-----|-----|-------|-----|-----|--------|-----|-----|-------|-----|-----|------|
|                                          |                                                            | Min   | Typ | Max | Min   | Typ | Max | Min    | Typ | Max | Min   | Typ | Max |      |
| Sinusoidal jitter tolerance at 3072 Mbps | Jitter frequency = 21.8 KHz<br>Pattern = CJPAT             | > 8.5 |     |     | > 8.5 |     |     | > 8.5  |     |     | > 8.5 |     |     | UI   |
|                                          | Jitter frequency = 1843.2 KHz to 20 MHz<br>Pattern = CJPAT | > 0.1 |     |     | > 0.1 |     |     | > 0.1  |     |     | > 0.1 |     |     | UI   |

**Notes to Table 1–40:**

- (1) Dedicated `refclk` pins are used to drive the input reference clocks. The jitter numbers are valid for the stated conditions only.
- (2) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (3) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.
- (4) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.
- (5) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
- (6) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (7) The jitter numbers for HiGig are compliant to the IEEE802.3ae-2002 Specification.
- (8) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (9) Arria II PCIe receivers are compliant to this specification provided the VTX\_CM-DC-ACTIVEIDLE-DELTA of the upstream transmitter is less than 50 mV.
- (10) The jitter numbers for Serial Advanced Technology Attachment (SATA) are compliant to the Serial ATA Revision 3.0 Specification.
- (11) The jitter numbers for Common Public Radio Interface (CPRI) are compliant to the CPRI Specification V3.0.
- (12) The jitter numbers for Open Base Station Architecture Initiative (OBSAI) are compliant to the OBSAI RP3 Specification V4.1.

Table 1–41 lists the transceiver jitter specifications for all supported protocols for Arria II GZ devices.

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 1 of 7)**

| Symbol/<br>Description                   | Conditions                                      | –C3 and –I3 |     |      | –C4 and –I4 |     |      | Unit |
|------------------------------------------|-------------------------------------------------|-------------|-----|------|-------------|-----|------|------|
|                                          |                                                 | Min         | Typ | Max  | Min         | Typ | Max  |      |
| SONET/SDH Transmit Jitter Generation (3) |                                                 |             |     |      |             |     |      |      |
| Peak-to-peak jitter at 622.08 Mbps       | Pattern = PRBS15                                | —           | —   | 0.1  | —           | —   | 0.1  | UI   |
| RMS jitter at 622.08 Mbps                | Pattern = PRBS15                                | —           | —   | 0.01 | —           | —   | 0.01 | UI   |
| Peak-to-peak jitter at 2488.32 Mbps      | Pattern = PRBS15                                | —           | —   | 0.1  | —           | —   | 0.1  | UI   |
| RMS jitter at 2488.32 Mbps               | Pattern = PRBS15                                | —           | —   | 0.01 | —           | —   | 0.01 | UI   |
| SONET/SDH Receiver Jitter Tolerance (3)  |                                                 |             |     |      |             |     |      |      |
| Jitter tolerance at 622.08 Mbps          | Jitter frequency = 0.03 KHz<br>Pattern = PRBS15 | > 15        |     |      | > 15        |     |      | UI   |
|                                          | Jitter frequency = 25 KHZ<br>Pattern = PRBS15   | > 1.5       |     |      | > 1.5       |     |      | UI   |
|                                          | Jitter frequency = 250 KHz<br>Pattern = PRBS15  | > 0.15      |     |      | > 0.15      |     |      | UI   |

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 3 of 7)**

| Symbol/<br>Description                                                   | Conditions                                                                           | –C3 and –I3   |     |       | –C4 and –I4   |     |       | Unit |
|--------------------------------------------------------------------------|--------------------------------------------------------------------------------------|---------------|-----|-------|---------------|-----|-------|------|
|                                                                          |                                                                                      | Min           | Typ | Max   | Min           | Typ | Max   |      |
| Peak-to-peak jitter                                                      | Jitter frequency = 22.1 KHz                                                          | > 8.5         |     |       | > 8.5         |     |       | UI   |
| Peak-to-peak jitter                                                      | Jitter frequency = 1.875 MHz                                                         | > 0.1         |     |       | > 0.1         |     |       | UI   |
| Peak-to-peak jitter                                                      | Jitter frequency = 20 MHz                                                            | > 0.1         |     |       | > 0.1         |     |       | UI   |
| PCIe Transmit Jitter Generation (8)                                      |                                                                                      |               |     |       |               |     |       |      |
| Total jitter at 2.5 Gbps (Gen1)—<br>x1, x4, and x8                       | Compliance pattern                                                                   | —             | —   | 0.25  | —             | —   | 0.25  | UI   |
| Total jitter at 5 Gbps (Gen2)—<br>x1, x4, and x8                         | Compliance pattern                                                                   | —             | —   | 0.25  | —             | —   | —     | UI   |
| PCIe Receiver Jitter Tolerance (8)                                       |                                                                                      |               |     |       |               |     |       |      |
| Total jitter at 2.5 Gbps (Gen1)                                          | Compliance pattern                                                                   | > 0.6         |     |       | > 0.6         |     |       | UI   |
| Total jitter at 5 Gbps (Gen2)                                            | Compliance pattern                                                                   | Not supported |     |       | Not supported |     |       | UI   |
| PCIe (Gen 1) Electrical Idle Detect Threshold                            |                                                                                      |               |     |       |               |     |       |      |
| V <sub>RX-IDLE-DETDIFFp-p</sub> (9)                                      | Compliance pattern                                                                   | 65            | —   | 175   | 65            | —   | 175   | UI   |
| SRIO Transmit Jitter Generation (10)                                     |                                                                                      |               |     |       |               |     |       |      |
| Deterministic jitter<br>(peak-to-peak)                                   | Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —             | —   | 0.17  | —             | —   | 0.17  | UI   |
| Total jitter (peak-to-peak)                                              | Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | —             | —   | 0.35  | —             | —   | 0.35  | UI   |
| SRIO Receiver Jitter Tolerance (10)                                      |                                                                                      |               |     |       |               |     |       |      |
| Deterministic jitter tolerance<br>(peak-to-peak)                         | Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.37        |     |       | > 0.37        |     |       | UI   |
| Combined deterministic and<br>random jitter tolerance (peak-to-<br>peak) | Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT                                 | > 0.55        |     |       | > 0.55        |     |       | UI   |
| Sinusoidal jitter tolerance (peak-<br>to-peak)                           | Jitter frequency = 22.1 KHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT  | > 8.5         |     |       | > 8.5         |     |       | UI   |
|                                                                          | Jitter frequency = 1.875 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT | > 0.1         |     |       | > 0.1         |     |       | UI   |
|                                                                          | Jitter frequency = 20 MHz<br>Data rate = 1.25, 2.5, 3.125 Gbps<br>Pattern = CJPAT    | > 0.1         |     |       | > 0.1         |     |       | UI   |
| GIGE Transmit Jitter Generation (11)                                     |                                                                                      |               |     |       |               |     |       |      |
| Deterministic jitter<br>(peak-to-peak)                                   | Pattern = CRPAT                                                                      | —             | —   | 0.14  | —             | —   | 0.14  | UI   |
| Total jitter (peak-to-peak)                                              | Pattern = CRPAT                                                                      | —             | —   | 0.279 | —             | —   | 0.279 | UI   |

## Core Performance Specifications for the Arria II Device Family

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), embedded memory, configuration, and JTAG specifications for Arria II GX and GZ devices.

### Clock Tree Specifications

Table 1-42 lists the clock tree specifications for Arria II GX devices.

**Table 1-42. Clock Tree Performance for Arria II GX Devices**

| Clock Network | Performance |       |     | Unit |
|---------------|-------------|-------|-----|------|
|               | I3, C4      | C5,I5 | C6  |      |
| GCLK and RCLK | 500         | 500   | 400 | MHz  |
| PCLK          | 420         | 350   | 280 | MHz  |

Table 1-43 lists the clock tree specifications for Arria II GZ devices.

**Table 1-43. Clock Tree Performance for Arria II GZ Devices**

| Clock Network | Performance |             | Unit |
|---------------|-------------|-------------|------|
|               | -C3 and -I3 | -C4 and -I4 |      |
| GCLK and RCLK | 700         | 500         | MHz  |
| PCLK          | 500         | 450         | MHz  |

### PLL Specifications

Table 1-44 lists the PLL specifications for Arria II GX devices.

**Table 1-44. PLL Specifications for Arria II GX Devices (Part 1 of 3)**

| Symbol               | Description                                                                                       | Min | Typ | Max       | Unit     |
|----------------------|---------------------------------------------------------------------------------------------------|-----|-----|-----------|----------|
| $f_{IN}$             | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-4 Speed Grade) | 5   | —   | 670 (1)   | MHz      |
|                      | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-5 Speed Grade) | 5   | —   | 622 (1)   | MHz      |
|                      | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-6 Speed Grade) | 5   | —   | 500 (1)   | MHz      |
| $f_{INPFD}$          | Input frequency to the PFD                                                                        | 5   | —   | 325       | MHz      |
| $f_{VCO}$            | PLL VCO operating Range (2)                                                                       | 600 | —   | 1,400     | MHz      |
| $f_{INDUTY}$         | Input clock duty cycle                                                                            | 40  | —   | 60        | %        |
| $f_{EINDUTY}$        | External feedback clock input duty cycle                                                          | 40  | —   | 60        | %        |
| $t_{INCCJ}$ (3), (4) | Input clock cycle-to-cycle jitter (Frequency $\geq 100$ MHz)                                      | —   | —   | 0.15      | UI (p-p) |
|                      | Input clock cycle-to-cycle jitter (Frequency $\leq 100$ MHz)                                      | —   | —   | $\pm 750$ | ps (p-p) |

**Table 1-44. PLL Specifications for Arria II GX Devices (Part 3 of 3)**

| Symbol                                            | Description                                                                         | Min | Typ | Max  | Unit      |
|---------------------------------------------------|-------------------------------------------------------------------------------------|-----|-----|------|-----------|
| $t_{CASC\_OUTJITTER\_PERIOD\_DEDCLK}$<br>(6), (7) | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \geq 100$ MHz) | —   | —   | 425  | ps (p-p)  |
|                                                   | Period jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \leq 100$ MHz) | —   | —   | 42.5 | mUI (p-p) |

**Notes to Table 1-44:**

- (1)  $f_{IN}$  is limited by the I/O  $f_{MAX}$ .
- (2) The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (3) A high-input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean-clock source, which is less than 200 ps.
- (4)  $F_{REF}$  is  $f_{IN}/N$  when  $N = 1$ .
- (5) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.
- (6) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 1-62 on page 1-70.
- (7) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL:  $0.59 \text{ MHz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$
  - b. Downstream PLL:  $\text{Downstream PLL BW} > 2 \text{ MHz}$

Table 1-45 lists the PLL specifications for Arria II GZ devices when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (-40° to 100°C).

**Table 1-45. PLL Specifications for Arria II GZ Devices (Part 1 of 2)**

| Symbol            | Parameter                                                                        | Min | Typ | Max     | Unit           |
|-------------------|----------------------------------------------------------------------------------|-----|-----|---------|----------------|
| $f_{IN}$          | Input clock frequency (-3 speed grade)                                           | 5   | —   | 717 (1) | MHz            |
|                   | Input clock frequency (-4 speed grade)                                           | 5   | —   | 717 (1) | MHz            |
| $f_{INPFD}$       | Input frequency to the PFD                                                       | 5   | —   | 325     | MHz            |
| $f_{VCO}$         | PLL VCO operating range (-3 speed grade)                                         | 600 | —   | 1,300   | MHz            |
|                   | PLL VCO operating range (-4 speed grade)                                         | 600 | —   | 1,300   | MHz            |
| $t_{EINDUTY}$     | Input clock or external feedback clock input duty cycle                          | 40  | —   | 60      | %              |
| $f_{OUT}$         | Output frequency for internal global or regional clock (-3 speed grade)          | —   | —   | 700 (2) | MHz            |
|                   | Output frequency for internal global or regional clock (-4 speed grade)          | —   | —   | 500 (2) | MHz            |
| $f_{OUT\_EXT}$    | Output frequency for external clock output (-3 speed grade)                      | —   | —   | 717 (2) | MHz            |
|                   | Output frequency for external clock output (-4 speed grade)                      | —   | —   | 717 (2) | MHz            |
| $t_{OUTDUTY}$     | Duty cycle for external clock output (when set to 50%)                           | 45  | 50  | 55      | %              |
| $t_{FCOMP}$       | External feedback clock compensation time                                        | —   | —   | 10      | ns             |
| $t_{CONFIGPLL}$   | Time required to reconfigure scan chain                                          | —   | 3.5 | —       | scanclk cycles |
| $t_{CONFIGPHASE}$ | Time required to reconfigure phase shift                                         | —   | 1   | —       | scanclk cycles |
| $f_{SCANCLK}$     | scanclk frequency                                                                | —   | —   | 100     | MHz            |
| $t_{LOCK}$        | Time required to lock from end-of-device configuration or de-assertion of areset | —   | —   | 1       | ms             |

**Table 1-55. DPA Lock Time Specifications for Arria II Devices (Note 1), (2), (3)**


| Standard           | Training Pattern     | Number of Data Transitions in One Repetition of the Training Pattern | Number of Repetitions per 256 Data Transitions (4) | Maximum              |
|--------------------|----------------------|----------------------------------------------------------------------|----------------------------------------------------|----------------------|
| SPI-4              | 00000000001111111111 | 2                                                                    | 128                                                | 640 data transitions |
| Parallel Rapid I/O | 00001111             | 2                                                                    | 128                                                | 640 data transitions |
|                    | 10010000             | 4                                                                    | 64                                                 | 640 data transitions |
| Miscellaneous      | 10101010             | 8                                                                    | 32                                                 | 640 data transitions |
|                    | 01010101             | 8                                                                    | 32                                                 | 640 data transitions |

**Notes to Table 1-55:**

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in the table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 1-5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at a data rate less than 1.25 Gbps and all the Arria II GX devices.

**Figure 1-5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for All Arria II GX Devices and for Arria II GZ Devices at a Data Rate less than 1.25 Gbps**



## I/O Timing

Altera offers two ways to determine I/O timing:



- Using the Microsoft Excel-based I/O Timing.
- Using the Quartus II Timing Analyzer.

The Microsoft Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.



The Microsoft Excel-based I/O Timing spreadsheet is downloadable from the [Literature: Arria II Devices](#) web page.

Table 1-68. Glossary (Part 3 of 4)

| Letter | Subject                                      | Definitions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|--------|----------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| S      | SW (sampling window)                         | <p>The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window:</p> <p><i>Timing Diagram</i></p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|        | Single-ended Voltage Referenced I/O Standard | <p>The JEDEC standard for SSTL and HSTL I/O standards define both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the AC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing:</p> <p><i>Single-Ended Voltage Referenced I/O Standard</i></p>  |
| T      | $t_c$                                        | High-speed receiver and transmitter input and output clock period.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|        | TCCS (channel-to-channel-skew)               | The timing difference between the fastest and slowest output edges, including $t_{c0}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>S</b> in this table).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|        | $t_{DUTY}$                                   | <p>High-speed I/O block: Duty cycle on the high-speed transmitter output clock.</p> <p><b>Timing Unit Interval (TUI)</b></p> <p>The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = <math>1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w</math>)</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|        | $t_{FALL}$                                   | Signal high-to-low transition time (80-20%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|        | $t_{INCCJ}$                                  | Cycle-to-cycle jitter tolerance on the PLL clock input.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|        | $t_{OUTPJ\_IO}$                              | Period jitter on the general purpose I/O driven by a PLL.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|        | $t_{OUTPJ\_DC}$                              | Period jitter on the dedicated clock output driven by a PLL.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|        | $t_{RISE}$                                   | Signal low-to-high transition time (20-80%).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |

**Table 1–68. Glossary (Part 4 of 4)**

| Letter              | Subject       | Definitions                                                                                                                                                       |
|---------------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| U,<br>V             | $V_{CM(DC)}$  | DC common mode input voltage.                                                                                                                                     |
|                     | $V_{ICM}$     | Input common mode voltage: The common mode of the differential signal at the receiver.                                                                            |
|                     | $V_{ID}$      | Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.     |
|                     | $V_{DIF(AC)}$ | AC differential input voltage: Minimum AC input differential voltage required for switching.                                                                      |
|                     | $V_{DIF(DC)}$ | DC differential input voltage: Minimum DC input differential voltage required for switching.                                                                      |
|                     | $V_{IH}$      | Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic high.                                            |
|                     | $V_{IH(AC)}$  | High-level AC input voltage.                                                                                                                                      |
|                     | $V_{IH(DC)}$  | High-level DC input voltage.                                                                                                                                      |
|                     | $V_{IL}$      | Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.                                              |
|                     | $V_{IL(AC)}$  | Low-level AC input voltage.                                                                                                                                       |
|                     | $V_{IL(DC)}$  | Low-level DC input voltage.                                                                                                                                       |
|                     | $V_{OCM}$     | Output common mode voltage: The common mode of the differential signal at the transmitter.                                                                        |
|                     | $V_{OD}$      | Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter. |
| W,<br>X,<br>Y,<br>Z | W             | High-speed I/O block: The clock boost factor.                                                                                                                     |

## Document Revision History

Table 1–69 lists the revision history for this chapter.

**Table 1–69. Document Revision History (Part 1 of 2)**

| Date          | Version | Changes                                                                                                                                                                                                                                                                                                             |
|---------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| December 2013 | 4.4     | Updated Table 1–34 and Table 1–35.                                                                                                                                                                                                                                                                                  |
| July 2012     | 4.3     | <ul style="list-style-type: none"> <li>Updated the <math>V_{CCH\_GXBL/R}</math> operating conditions in Table 1–6.</li> <li>Finalized Arria II GZ information in Table 1–20.</li> <li>Added BLVDS specification in Table 1–32 and Table 1–33.</li> <li>Updated input and output waveforms in Table 1–68.</li> </ul> |
| December 2011 | 4.2     | <ul style="list-style-type: none"> <li>Updated Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–40, Table 1–41, Table 1–54, and Table 1–67.</li> <li>Minor text edits.</li> </ul>                                                                                                                            |
| June 2011     | 4.1     | <ul style="list-style-type: none"> <li>Added Table 1–60.</li> <li>Updated Table 1–32, Table 1–33, Table 1–38, Table 1–41, and Table 1–61.</li> <li>Updated the “Switching Characteristics” section introduction.</li> <li>Minor text edits.</li> </ul>                                                              |

**Table 1-69. Document Revision History (Part 2 of 2)**

| Date          | Version | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|---------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| December 2010 | 4.0     | <ul style="list-style-type: none"> <li>■ Added Arria II GZ information.</li> <li>■ Added Table 1-61 with Arria II GX information.</li> <li>■ Updated Table 1-1, Table 1-2, Table 1-5, Table 1-6, Table 1-7, Table 1-11, Table 1-35, Table 1-37, Table 1-40, Table 1-42, Table 1-44, Table 1-45, Table 1-57, Table 1-61, and Table 1-63.</li> <li>■ Updated Figure 1-5.</li> <li>■ Updated for the Quartus II version 10.0 release.</li> <li>■ Updated the first paragraph for searchability.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                  |
| July 2010     | 3.0     | <ul style="list-style-type: none"> <li>■ Updated Table 1-1, Table 1-4, Table 1-16, Table 1-19, Table 1-21, Table 1-23, Table 1-25, Table 1-26, Table 1-30, and Table 1-35</li> <li>■ Added Table 1-27 and Table 1-29.</li> <li>■ Added I3 speed grade information to Table 1-19, Table 1-21, Table 1-22, Table 1-24, Table 1-25, Table 1-30, Table 1-32, Table 1-33, Table 1-34, and Table 1-35.</li> <li>■ Updated the “Operating Conditions” section.</li> <li>■ Removed “Preliminary” from Table 1-19, Table 1-21, Table 1-22, Table 1-23, Table 1-24, Table 1-25, Table 1-26, Table 1-28, Table 1-30, Table 1-32, Table 1-33, Table 1-34, and Figure 1-4.</li> <li>■ Minor text edits.</li> </ul> |
| March 2010    | 2.3     | <p>Updated for the Quartus II version 9.1 SP2 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1-3, Table 1-7, Table 1-19, Table 1-21, Table 1-22, Table 1-24, Table 1-25 and Table 1-33.</li> <li>■ Updated “Recommended Operating Conditions” section.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                   |
| February 2010 | 2.2     | Updated Table 1-19.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| February 2010 | 2.1     | <p>Updated for Arria II GX v9.1 SP1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1-19, Table 1-23, Table 1-28, Table 1-30, and Table 1-33.</li> <li>■ Added Figure 1-5.</li> <li>■ Minor text edits.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| November 2009 | 2.0     | <p>Updated for Arria II GX v9.1 release:</p> <ul style="list-style-type: none"> <li>■ Updated Table 1-1, Table 1-4, Table 1-13, Table 1-14, Table 1-19, Table 1-15, Table 1-22, Table 1-24, and Table 1-28.</li> <li>■ Added Table 1-6 and Table 1-33.</li> <li>■ Added “Bus Hold” on page 1-5.</li> <li>■ Added “IOE Programmable Delay” section.</li> <li>■ Minor text edit.</li> </ul>                                                                                                                                                                                                                                                                                                             |
| June 2009     | 1.2     | <ul style="list-style-type: none"> <li>■ Updated Table 1-1, Table 1-3, Table 1-7, Table 1-8, Table 1-18, Table 1-23, Table 1-25, Table 1-26, Table 1-29, Table 1-30, Table 1-31, Table 1-32, and Table 1-33.</li> <li>■ Added Table 1-32.</li> <li>■ Updated Equation 1-1.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                 |
| March 2009    | 1.1     | Added “I/O Timing” section.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| February 2009 | 1.0     | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |