

Welcome to **E-XFL.COM**

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	4964
Number of Logic Elements/Cells	118143
Total RAM Bits	8315904
Number of I/O	372
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2agx125ef29c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Conditions beyond those listed in Table 1–1 and Table 1–2 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1–1 lists the absolute maximum ratings for Arria II GX devices.

Table 1-1. Absolute Maximum Ratings for Arria II GX Devices

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Supplies power to the core, periphery, I/O registers, PCI Express® (PIPE) (PCIe) HIP block, and transceiver PCS	-0.5	1.35	V
V _{CCCB}	Supplies power for the configuration RAM bits	-0.5	1.8	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.75	V
V _{CCPD}	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	-0.5	3.75	V
V _{CCIO}	Supplies power to the I/O banks	-0.5	3.9	V
V_{CCD_PLL}	Supplies power to the digital portions of the PLL	-0.5	1.35	V
V _{CCA_PLL}	Supplies power to the analog portions of the PLL and device-wide power management circuitry	-0.5	3.75	V
V _I	DC input voltage	-0.5	4.0	V
I _{OUT}	DC output current, per pin	-25	40	mA
V _{CCA}	Supplies power to the transceiver PMA regulator	_	3.75	V
V_{CCL_GXB}	Supplies power to the transceiver PMA TX, PMA RX, and clocking	_	1.21	V
$V_{\text{CCH_GXB}}$	Supplies power to the transceiver PMA output (TX) buffer	_	1.8	V
T _J	Operating junction temperature	-55	125	°C
T _{STG}	Storage temperature (no bias)	-65	150	°C

Table 1–2 lists the absolute maximum ratings for Arria II GZ devices.

Table 1-2. Absolute Maximum Ratings for Arria II GZ Devices (Part 1 of 2)

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Supplies power to the core, periphery, I/O registers, PCIe HIP block, and transceiver PCS	-0.5	1.35	V
V _{CCCB}	Power supply to the configuration RAM bits	-0.5	1.8	V
V _{CCPGM}	Supplies power to the configuration pins	-0.5	3.75	V
V _{CCAUX}	Auxiliary supply	-0.5	3.75	V
V _{CCBAT}	Supplies battery back-up power for design security volatile key register	-0.5	3.75	V
V _{CCPD}	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	-0.5	3.75	V
V _{CCIO}	Supplies power to the I/O banks	-0.5	3.9	V
V _{CC_CLKIN}	Supplies power to the differential clock input	-0.5	3.75	V
V _{CCD_PLL}	Supplies power to the digital portions of the PLL	-0.5	1.35	V
V _{CCA_PLL}	Supplies power to the analog portions of the PLL and device-wide power management circuitry	-0.5	3.75	V
VI	DC input voltage	-0.5	4.0	V
I _{OUT}	DC output current, per pin	-25	40	mA

Table 1-6. Recommended Operating Conditions for Arria II GZ Devices (Note 6) (Part 2 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CCL_GXBLn} (3)	Transceiver clock power (left side)	_	1.05	1.1	1.15	V
V _{CCL_GXBRn} (3)	Transceiver clock power (right side)	_	1.05	1.1	1.15	V
V _{CCH_GXBLn} (3)	Transmitter output buffer power (left side)			1.4/1.5 <i>(5)</i>	1.575	V
V _{CCH_GXBRn} (3)	Transmitter output buffer power (right side)	_	1.55/1.425	1.4/1.5 (5)	1.373	V
т	Operating junction temperature	Commercial	0	_	85	°C
T _J	Operating junction temperature	Industrial	-40	_	100	°C
+	Power supply ramp time	Normal POR (PORSEL=0)	0.05	_	100	ms
t _{RAMP}	Trower supply famp time	Fast POR (PORSEL=1)	0.05	_	4	ms

Notes to Table 1-6:

- (1) Altera recommends a 3.0-V nominal battery voltage when connecting V_{CCBAT} to a battery for volatile key backup. If you do not use the volatile security key, you may connect the V_{CCBAT} to either GND or a 3.0-V power supply.
- (2) V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V.
- (3) n = 0, 1, or 2.
- (4) V_{CCA_L/R} must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR), or both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect V_{CCA_L/R} to either 3.0 V or 2.5 V.
- (5) V_{CCH_GXBL/R} must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can connect V_{CCH_GXBL/R} to either 1.4 V or 1.5 V.
- (6) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.

DC Characteristics

This section lists the supply current, I/O pin leakage current, on-chip termination (OCT) accuracy and variation, input pin capacitance, internal weak pull-up and pull-down resistance, hot socketing, and Schmitt trigger input specifications.

Supply Current

Standby current is the current the device draws after the device is configured with no inputs or outputs toggling and no activity in the device. Because these currents vary largely with the resources used, use the Microsoft Excel-based Early Power Estimator (EPE) to get supply current estimates for your design.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter.

The calibration accuracy for calibrated series and parallel OCTs are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 1–13 lists the Arria II GZ OCT without calibration resistance tolerance to PVT changes.

Table 1–13. OCT Without Calibration Resistance Tolerance Specifications for Arria II GZ Devices

		.	Resistance	Tolerance	
Symbol	Description	Conditions (V)	C3,I3	C4,I4	Unit
25-Ω R _S 3.0 and 2.5	25-Ω internal series OCT without calibration	V _{CCIO} = 3.0, 2.5	± 40	± 40	%
25-Ω R _S 1.8 and 1.5	25-Ω internal series OCT without calibration	V _{CCIO} = 1.8, 1.5	± 40	± 40	%
25-Ω R _S 1.2	25-Ω internal series OCT without calibration	V _{CCIO} = 1.2	± 50	± 50	%
50-Ω R _S 3.0 and 2.5	50-Ω internal series OCT without calibration	V _{CCIO} = 3.0, 2.5	± 40	± 40	%
50-Ω R _S 1.8 and 1.5	50-Ω internal series OCT without calibration	V _{CCIO} = 1.8, 1.5	± 40	± 40	%
50-Ω R _S 1.2	50-Ω internal series OCT without calibration	V _{CCIO} = 1.2	± 50	± 50	%
100-Ω R _D 2.5	100-Ω internal differential OCT	V _{CCIO} = 2.5	± 25	± 25	%

OCT calibration is automatically performed at power up for OCT-enabled I/Os. When voltage and temperature conditions change after calibration, the resistance may change. Use Equation 1–1 and Table 1–14 to determine the OCT variation when voltage and temperature vary after power-up calibration for Arria II GX and GZ devices.

Equation 1–1. OCT Variation (Note 1)

$$R_{OCT} = R_{SCAL} \bigg(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \bigg)$$

Notes to Equation 1–1:

(1) R_{OCT} value calculated from Equation 1–1shows the range of OCT resistance with the variation of temperature and V_{CCIO}.

Table 1–19 lists the weak pull-up resistor values for Arria II GZ devices.

Table 1–19. Internal Weak Pull-Up Resistor for Arria II GZ Devices (Note 1), (2)

Symbol	Description	Conditions	Min	Тур	Max	Unit
	Value of the I/O pin pull-up	$V_{CCIO} = 3.0 \text{ V } \pm 5\%$ (3)		25	_	kΩ
	resistor before and during	$V_{CCIO} = 2.5 \text{ V } \pm 5\%$ (3)	_	25	_	kΩ
R _{PU}	configuration, as well as user	$V_{CCIO} = 1.8 \text{ V } \pm 5\%$ (3)	_	25	_	kΩ
	mode if the programmable	$V_{CCIO} = 1.5 \text{ V } \pm 5\%$ (3)	_	25	_	kΩ
pull-up resistor option is enabled.	$V_{CCIO} = 1.2 \text{ V } \pm 5\%$ (3)	_	25	_	kΩ	

Notes to Table 1-19:

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k Ω .
- (3) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

Hot Socketing

Table 1–20 lists the hot-socketing specification for Arria II GX and GZ devices.

Table 1–20. Hot Socketing Specifications for Arria II Devices

Symbol	Description	Maximum
I _{IIOPIN(DC)}	DC current per I/O pin	300 μΑ
I _{IOPIN(AC)}	AC current per I/O pin	8 mA (1)
I _{XCVRTX(DC)}	DC current per transceiver TX pin	100 mA
I _{XCVRRX(DC)}	DC current per transceiver RX pin	50 mA

Note to Table 1-20:

Schmitt Trigger Input

The Arria II GX device supports Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rates.

Table 1–21 lists the hysteresis specifications across the supported V_{CCIO} range for Schmitt trigger inputs in Arria II GX devices.

Table 1–21. Schmitt Trigger Input Hysteresis Specifications for Arria II GX Devices

Symbol	Description	Condition (V)	Minimum	Unit
	Lhustavasia fan Caharitt trianav innut	V _{CCIO} = 3.3	220	mV
V		V _{CCIO} = 2.5	180	mV
V _{Schmitt}		V _{CCIO} = 1.8	110	mV
		V _{CCIO} = 1.5	70	mV

⁽¹⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{10PIN}| = C dv/dt$, in which "C" is I/O pin capacitance and "dv/dt" is slew rate.

December 2013 Altera Corporation

Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 3 of 7)

Symbol/	0	I 3			C4			C5 and I5	5		C6		1111	
Description	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	_	_	125	_	MHz
reconfig_ clk clock frequency	Dynamic reconfig. clock frequency	2.5/ 37.5 <i>(4)</i>	_	50	2.5/ 37.5 (4)	_	50	2.5/ 37.5 (4)	_	50	2.5/ 37.5 (4)	_	50	MHz
Delta time between reconfig_ clks (5)	_	_	_	2	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum power-down pulse width	_	_	1	_	_	1	_	_	1	_	_	1	_	μѕ
Receiver														
Supported I/O Standards				1.4-V PCN	1L, 1.5-V	PCML, 2.	5-V PCML, 2	2.5-V PCM	L, LVPECL,	and LVDS				
Data rate (13)	_	600	_	6375	600	_	3750	600		3750	600	_	3125	Mbps
Absolute V _{MAX} for a receiver pin (6)	_		_	1.5	_	_	1.5		_	1.5	_		1.5	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak	V _{ICM} = 0.82 V setting	_	_	2.7	_	_	2.7	_	_	2.7	_	_	2.7	V
differential input voltage V _{ID} (diff p-p)	V _{ICM} =1.1 V setting (7)	_	_	1.6	_		1.6	_	_	1.6	_	_	1.6	V

Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 6 of 7)

Symbol/	Condition	13			C4			C5 and I	5	C6			Unit	
Description	Contaction	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
Intra- differential pair skew	_	_	_	15	_	_	15	_	_	15	_	_	15	ps
Intra-transceiver block skew	PCIe ×4	_	_	120	_	_	120	_	_	120	_	_	120	ps
Inter-transceiver block skew	PCIe ×8	_	_	300	_	_	300	_	_	300	_	_	300	ps
CMU PLLO and CM	IU PLL1													
CMU PLL lock time from CMUPLL_ reset deassertion	_	_	_	100	_	_	100	_	_	100	_	_	100	μ\$
PLD-Transceiver I	nterface		•		•	•		•	•		•	•	•	
Interface speed	_	25	_	320	25	_	240	25	_	240	25	_	200	MHz

Table 1–35 lists the transceiver specifications for Arria II GZ devices.

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 1 of 5)

Symbol/		_	C3 and –I3	(1)		-C4 and -	14	
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Reference Clock			•		•	•		
Supported I/O Standards	1.2-V PCML,	1.5-V PC	ML, 2.5-V	PCML, Diffe	rential LVI	PECL, LVD	S, and HCS	L
Input frequency from REFCLK input pins	_	50	_	697	50	_	637.5	MHz
Phase frequency detector (CMU PLL and receiver CDR)	_	50	_	325	50	_	325	MHz
Absolute V_{MAX} for a REFCLK pin	_	_	_	1.6	_	_	1.6	V
Operational V _{MAX} for a REFCLK pin	_	_	_	1.5	_	_	1.5	V
Absolute V_{MIN} for a REFCLK pin	_	-0.4	_	_	-0.4	_	_	V
Rise/fall time (2)	_	_	_	0.2	_	—	0.2	UI
Duty cycle	_	45		55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	1600	200	_	1600	mV
Spread-spectrum modulating clock frequency	PCIe	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PCle	_	0 to -0.5%		_	0 to -0.5%		
On-chip termination resistors	_	_	100	_	_	100	_	Ω
V _{ICM} (AC coupled)	_		1100 ± 10	%		1100 ± 10	%	mV
V _{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	mV
	10 Hz	_	_	-50	_	_	-50	dBc/Hz
	100 Hz	_	_	-80	_	_	-80	dBc/Hz
Transmitter REFCLK Phase	1 KHz			-110		_	-110	dBc/Hz
Noise	10 KHz		_	-120	_		-120	dBc/Hz
	100 KHz	_	_	-120	_	_	-120	dBc/Hz
	≥ 1 MHz	_		-130	_		-130	dBc/Hz
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3)	10 KHz to 20 MHz	_	_	3	_	_	3	ps
R _{REF}	_	_	2000 ± 1%	_		2000 ± 1%		Ω

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 4 of 5)

Symbol/	Conditions	-	C3 and –I3	(1)		11		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Transmitter			•		•	•		•
Supported I/O Standards				1.5-V PCML				
Data rate (14)	_	600	_	6375	600	_	3750	Mbps
V _{OCM}	0.65 V setting		650	_	_	650	_	m۷
	85– Ω setting		85 ± 15%	6		85 ± 15%	0	Ω
Differential on-chip	100–Ω setting		100 ± 15°	%		100 ± 159	%	Ω
termination resistors	120–Ω setting		120 ± 15°	%		Ω		
	150-Ω setting		150 ± 15°	%		150 ± 159	%	Ω
Differential and common mode return loss	PCIe Gen1 and Gen2 (TX V_{OD} =4), XAUI (TX V_{OD} =6), HiGig+ (TX V_{OD} =6), CEI SR/LR (TX V_{OD} =8), SRIO SR (V_{OD} =8), SRIO LR (V_{OD} =8), CPRI LV (V_{OD} =6), CPRI HV (V_{OD} =6), SATA (V_{OD} =4),			Comp	oliant		_	
Rise time (15)	_	50		200	50		200	ps
Fall time (15)	_	50		200	50	_	200	ps
Intra-differential pair skew	_	_	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to-channel skew	×4 PMA and PCS bonded mode Example: XAUI, PCIe ×4, Basic ×4	_	_	120	_	_	120	ps
Inter-transceiver block transmitter channel-to-channel skew	×8 PMA and PCS bonded mode Example: PCle ×8, Basic ×8	_	_	500	_	_	500	ps
CMUO PLL and CMU1 PLL								
Supported Data Range	_	600		6375	600		3750	Mbps
pll_powerdown minimum pulse width (tpll_powerdown)	_		1			1		μS
CMU PLL lock time from pll_powerdown de-assertion	_	_	_	100	_	_	100	μS

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 5 of 5)

Symbol/	Conditions	-(C3 and –I3	(1)		I 4	Ilmit	
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
	PCIe Gen1			2.5 -	3.5			MHz
	PCIe Gen2			6 -	8			MHz
	(OIF) CEI PHY at 4.976 Gbps			7 -	11			MHz
0.15.0	(OIF) CEI PHY at 6.375 Gbps	5 - 10						
-3 dB Bandwidth	XAUI 2 - 4			2 - 4				MHz
-3 dB Bandwidth SRIO 1.25 Gbps 3 - 5.5	3 - 5.5						MHz	
	SRIO 2.5 Gbps			3 - 5	5.5			MHz
	SRIO 3.125 Gbps			2 -	4			MHz
	GIGE			2.5 -	4.5			MHz
	SONET OC12			1.5 -	2.5			MHz
	SONET OC48			3.5	- 6			MHz
Transceiver-FPGA Fabric Int	erface							
Interface speed	_	25	_	325	25	_	250	MHz
Digital reset pulse width	_		Minimu	ım is two pa	rallel cloc	k cycles		

Notes to Table 1-35:

- (1) The 3x speed grade is the fastest speed grade offered in the following Arria II GZ devices: EP2AGZ225, EP2AGZ300, and EP2AGZ350.
- (2) The rise and fall time transition is specified from 20% to 80%.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz * 100/f.
- (4) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum reconfig_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode.
- (5) If your design uses more than one dynamic reconfiguration controller (altgx_reconfig) instances to control the transceiver (altgx) channels physically located on the same side of the device AND if you use different reconfig_clk sources for these altgx_reconfig instances, the delta time between any two of these reconfig_clk sources becoming stable must not exceed the maximum specification listed.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX V_{ICM} setting if the input serial data standard is LVDS.
- (8) The differential eye opening specification at the receiver input pins assumes that Receiver Equalization is disabled. If you enable Receiver Equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level. Use H-Spice simulation to derive the minimum eye opening requirement with Receiver Equalization enabled.
- (9) The rate matcher supports only up to \pm 300 ppm.
- (10) Time taken to rx_pll_locked goes high from rx_analogreset de-assertion. Refer to Figure 1-1 on page 1-33.
- (11) Time for which the CDR must be kept in lock-to-reference mode after rx_pll_locked goes high and before rx_locktodata is asserted in manual mode. Refer to Figure 1–1 on page 1–33.
- (12) Time taken to recover valid data after the rx locktodata signal is asserted in manual mode. Refer to Figure 1-1 on page 1-33.
- (13) Time taken to recover valid data after the rx freqlocked signal goes high in automatic mode. Refer to Figure 1-2 on page 1-33.
- (14) A GPLL may be required to meet the PMA-FPGA fabric interface timing above certain data rates. For more information, refer to the *Transceiver Clocking for Arria II Devices* chapter.
- (15) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (16) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 9 of 10)

Symbol/	0		13			C4			C5, I	5		C6		11!4
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
OBSAI Receiver Ji	tter Tolerance <i>(12)</i>								•	•				
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.37			> 0.37	7	> 0.37 > 0.37		> 0.37		UI		
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.55			> 0.55	5		> 0.5	5		> 0.55	5	UI
	Jitter frequency = 5.4 KHz	> 8.5			> 8.5			> 8.5	5		> 8.5	j	UI	
Sinusoidal jitter	Pattern = CJPAT													
tolerance at 768 Mbps	Jitter frequency = 460.8 KHz to 20 MHz		> 0.1			> 0.1		> 0.1				> 0.1		UI
	Pattern = CJPAT													
	Jitter frequency = 10.9 KHz		> 8.5			> 8.5			> 8.5	i i		> 8.5	j	UI
Sinusoidal jitter	Pattern = CJPAT													
tolerance at 1536 Mbps	Jitter frequency = 921.6 KHz to 20 MHz		> 0.1			> 0.1			> 0.1			> 0.1		UI
	Pattern = CJPAT													

Table 1-40.	Transceiver Block	Jitter Specifications	for Arria II GX Devices	(Note 1) (Part 1	O of 10)
-------------	-------------------	-----------------------	-------------------------	------------------	----------

Symbol/	Conditions	13		C4		C5, I5			C6			Unit		
Description	Oonuitions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	Jitter frequency = 21.8 KHz		> 8.5			> 8.5			> 8.5			> 8.5		UI
Sinusoidal jitter	Pattern = CJPAT													
tolerance at 3072 Mbps	Jitter frequency = 1843.2 KHz to 20 MHz		> 0.1			> 0.1			> 0.1			> 0.1		UI
	Pattern = CJPAT													

Notes to Table 1-40:

- (1) Dedicated refclk pins are used to drive the input reference clocks. The jitter numbers are valid for the stated conditions only.
- (2) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (3) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.
- (4) The jitter numbers for PCle are compliant to the PCle Base Specification 2.0.
- (5) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
- (6) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (7) The jitter numbers for HiGig are compliant to the IEEE802.3ae-2002 Specification.
- (8) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (9) Arria II PCIe receivers are compliant to this specification provided the VTX_CM-DC-ACTIVEIDLE-DELTA of the upstream transmitter is less than 50 mV.
- (10) The jitter numbers for Serial Advanced Technology Attachment (SATA) are compliant to the Serial ATA Revision 3.0 Specification.
- (11) The jitter numbers for Common Public Radio Interface (CPRI) are compliant to the CPRI Specification V3.0.
- (12) The jitter numbers for Open Base Station Architecture Initiative (OBSAI) are compliant to the OBSAI RP3 Specification V4.1.

Table 1–41 lists the transceiver jitter specifications for all supported protocols for Arria II GZ devices.

Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 1 of 7)

_	-		-C3 and	_12	_				
Symbol/	Conditions		-03 anu	_I3		-C4 and	_I+	Unit	
Description		Min	Тур	Max	Min	Тур	Max		
SONET/SDH Transmit Jitter Gener	ration <i>(3)</i>								
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15	_	_	0.1	_	_	0.1	UI	
RMS jitter at 622.08 Mbps	Pattern = PRBS15	_	_	0.01	_	_	0.01	UI	
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15	_	_	0.1	_	_	0.1	UI	
RMS jitter at 2488.32 Mbps	Pattern = PRBS15	_	_	0.01	_	_	0.01	UI	
SONET/SDH Receiver Jitter Tolera	ance <i>(3)</i>								
	Jitter frequency = 0.03 KHz		4.5			4.5			
	Pattern = PRBS15		> 15			> 15		UI	
Jitter tolerance at 622.08 Mbps	Jitter frequency = 25 KHZ		> 1.5			> 1.5		UI	
	Pattern = PRBS15								
	Jitter frequency = 250 KHz		> 0.15			> 0.15		UI	
	Pattern = PRBS15		> 0.10)		> 0.10	1	UI	

Table 1-41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 6 of 7)

Symbol/	0		–C3 and	- I 3		Unit		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Deterministic jitter at 3.0 Gbps (G2)	Pattern = CJPAT	_	_	0.35	_	_	0.35	UI
Total jitter at 6.0 Gbps (G3)	Pattern = CJPAT	_	_	0.25	_	_	0.25	UI
Random jitter at 6.0 Gbps (G3)	Pattern = CJPAT	_	_	0.15	_	_	0.15	UI
SAS Receiver Jitter Tolerance (13)	•						
Total jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	_	_	0.65	_	_	0.65	UI
Deterministic jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	_	_	0.35	_	_	0.35	UI
Sinusoidal jitter tolerance at 1.5 Gbps (G1)	Jitter frequency = 900 KHz to 5 MHz Pattern = CJTPAT BER = 1E-12		> 0.1			> 0.1		UI
CPRI Transmit Jitter Generation	(14)	I						
	E.6.HV, E.12.HV Pattern = CJPAT	_	_	0.279	_	_	0.279	UI
Total jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	_	_	0.35	_	_	0.35	UI
	E.6.HV, E.12.HV Pattern = CJPAT	_	_	0.14	_	_	0.14	UI
Deterministic jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	_	_	0.17	_	_	0.17	UI
CPRI Receiver Jitter Tolerance	(14)	I	ı	<u> </u>			<u>I</u>	
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT		> 0.66	1		> 0.66)	UI
Deterministic jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT		> 0.4			> 0.4		UI
Total jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT		> 0.65	<u> </u>		> 0.65	j	UI
Deterministic jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT		> 0.37	,		> 0.37	,	UI
Combined deterministic and random jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT		> 0.55	<u> </u>		> 0.55	j	UI
OBSAI Transmit Jitter Generation	(15)	I			1			1
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern CJPAT	-	_	0.35	_	_	0.35	UI
Deterministic jitter at 768 MBps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern CJPAT	_	_	0.17	_	_	0.17	UI

Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 7 of 7)

Symbol/			-C3 and	–13				
Description	Conditions	Min	Тур	Max	Min	Min Typ Max		- Unit
OBSAI Receiver Jitter Tolerance	(15)			<u>I</u>				
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.37	,		> 0.37		UI
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.55	i		> 0.55		UI
Cinuacidal iittar talaranaa at 700	Jitter frequency = 5.4 KHz Pattern = CJPAT		> 8.5			UI		
Sinusoidal jitter tolerance at 768 Mbps	Jitter frequency = 460 MHz to 20 MHz Pattern = CJPAT		> 0.1			> 0.1	7	UI
Sinusoidal jitter tolerance at	Jitter frequency = 10.9 KHz Pattern = CJPAT		> 8.5			> 8.5		UI
1536 Mbps	Jitter frequency = 921.6 MHz to 20 MHz Pattern = CJPAT		> 0.1		> 0.1			UI
Sinusoidal jitter tolerance at	Jitter frequency = 21.8 KHz Pattern = CJPAT		> 8.5			> 8.5		UI
3072 Mbps	Jitter frequency = 1843.2 MHz to 20 MHz Pattern = CJPAT		> 0.1			> 0.1		UI

Notes to Table 1-41:

- (1) Dedicated refclk pins were used to drive the input reference clocks.
- (2) The jitter numbers are valid for the stated conditions only.
- (3) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (4) The jitter numbers for Fibre Channel are compliant to the FC-PI-4 Specification revision 6.10.
- (5) The Fibre Channel transmitter jitter generation numbers are compliant to the specification at the δ_T inter operability point.
- (6) The Fibre Channel receiver jitter tolerance numbers are compliant to the specification at the δ_R interpretability point.
- $(7) \quad \text{The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.}$
- (8) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.
- (9) Arria II GZ PCIe receivers are compliant to this specification provided the $V_{TX-CM-DC-ACTIVEIDLE-DELTA}$ of the upstream transmitter is less than 50 mV.
- (10) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
- (11) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (12) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (13) The jitter numbers for Serial Attached SCSI (SAS) are compliant to the SAS-2.1 Specification.
- (14) The jitter numbers for CPRI are compliant to the CPRI Specification V3.0.
- (15) The jitter numbers for OBSAI are compliant to the OBSAI RP3 Specification V4.1.

Table 1–45. PLL Specifications for Arria II GZ Devices (Part 2 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth	_	0.3	_	MHz
f_{CLBW}	PLL closed-loop medium bandwidth	_	1.5	_	MHz
	PLL closed-loop high bandwidth (7)	_	4	_	MHz
t _{PLL_PSERR}	Accuracy of PLL phase shift	_		±50	ps
t _{ARESET}	Minimum pulse width on the areset Signal	10	_	_	ns
+ (2) (4)	Input clock cycle to cycle jitter ($F_{REF} \ge 100 \text{ MHz}$)	_		0.15	UI (p-p)
t _{INCCJ} (3), (4)	Input clock cycle to cycle jitter (F _{REF} < 100 MHz)	_		±750	ps (p-p)
+ (E)	Period Jitter for dedicated clock output ($F_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{OUTPJ_DC} (5)	Period Jitter for dedicated clock output (F _{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)
. (5)	Cycle to Cycle Jitter for dedicated clock output (F _{OUT} \geq 100 MHz)	_	_	175	ps (p-p)
t _{OUTCCJ_DC} (5)	Cycle to Cycle Jitter for dedicated clock output (F _{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)
t _{OUTPJ_IO} (5),	Period Jitter for clock output on regular I/O (F _{OUT} \geq 100 MHz)	_	_	600	ps (p-p)
(8)	Period Jitter for clock output on regular I/O (F _{OUT} < 100 MHz)	_	_	60	mUI (p-p)
t _{OUTCCJ_IO} (5),	Cycle to Cycle Jitter for clock output on regular I/O $(F_{OUT} \ge 100 \text{ MHz})$	_	_	600	ps (p-p)
(8)	Cycle to Cycle Jitter for clock output on regular I/O (F _{OUT} < 100 MHz)	_	_	60	mUI (p-p)
t _{CASC_OUTPJ_DC}	Period Jitter for dedicated clock output in cascaded PLLs (F _{OUT} ≥100MHz)	_	_	250	ps (p-p)
(5), (6)	Period Jitter for dedicated clock output in cascaded PLLs $(F_{OUT} < 100MHz)$	_	_	25	mUI (p-p)
f _{DRIFT}	Frequency drift after PFDENA is disabled for duration of 100 us	_	_	±10	%

Notes to Table 1-45:

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O F_{MAX} or F_{OUT} of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 120 ps.
- (4) F_{REF} is fIN/N when N = 1.
- (5) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 1–64 on page 1–71.
- $(6) \quad \hbox{The cascaded PLL specification is only applicable with the following condition:}$
 - a. Upstream PLL: $0.59~Mhz \le Upstream~PLL~BW < 1~MHz$
 - b. Downstream PLL: Downstream PLL BW > 2 MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) External memory interface clock output jitter specifications use a different measurement method, which is available in Table 1–63 on page 1–71.

Periphery Performance

This section describes periphery performance, including high-speed I/O, external memory interface, and IOE programmable delay.

I/O performance supports several system interfaces, for example the high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/O using SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM interfacing speed with typical DDR2 SDRAM memory interface setup. I/O using general purpose I/O (GPIO) standards such as 3.0, 2.5, 1.8, or 1.5 LVTTL/LVCMOS are capable of typical 200 MHz interfacing frequency with 10pF load.



Actual achievable frequency depends on design- and system-specific factors. You should perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 1–53 lists the high-speed I/O timing for Arria II GX devices.

Table 1–53. High-Speed I/O Specifications for Arria II GX Devices (Part 1 of 4)

Cumhal	Canditions	I	3	C	4	C5	,I5	C	6	Unit	
Symbol	Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Clock											
f _{HSCLK_IN} (input clock frequency)—Row I/O	Clock boost factor, W = 1 to 40 (1)	5	670	5	670	5	622	5	500	MHz	
f _{HSCLK_IN} (input clock frequency)— Column I/O	Clock boost factor, W = 1 to 40 (1)	5	500	5	500	5	472.5	5	472.5	MHz	
f _{HSCLK_OUT} (output clock frequency)-Row I/O	_	5	670	5	670	5	622	5	500	MHz	
f _{HSCLK_OUT} (output clock frequency)- Column I/O	_	5	500	5	500	5	472.5	5	472.5	MHz	

Table 1-53. High-Speed I/O Specifications for Arria II GX Devices (Part 3 of 4)

Ohal	Ocaditions	I	3	C	34	C5	,I5	C	6	11
Symbol	Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	True LVDS with dedicated SERDES (data rate 600–1,250 Mbps)	_	175	_	175	_	225	_	300	ps
	True LVDS with dedicated SERDES (data rate < 600 Mbps)	_	0.105	_	0.105	_	0.135	-	0.18	UI
t _{tx_jitter} (4)	True LVDS and emulated LVDS_E_3R with logic elements as SERDES (data rate 600 – 945 Mbps)		260	ı	260	_	300	ı	350	ps
	True LVDS and emulated LVDS_E_3R with logic elements as SERDES (data rate < 600 Mbps)	_	0.16	_	0.16	_	0.18	_	0.21	UI
t _{TX_DCD}	True LVDS and emulated LVDS_E_3R	45	55	45	55	45	55	45	55	%
t _{RISE} and t _{FALL}	True LVDS and emulated LVDS_E_3R	_	200	_	200	_	225	_	250	ps
TCCS	True LVDS (5)	_	150	_	150	_	175	_	200	ps
1003	Emulated LVDS_E_3R	_	200	_	200	_	250	_	300	ps
Receiver (6)			•		•		•		·	•
True differential I/O standards - f _{HSDRDPA} (data rate)	SERDES factor J = 3 to 10	150	1250	150	1250	150	1050	150	840	Mbps

Table 1-53.	High-Speed I/O Specifications for Arria II GX Devices	(Part 4 of 4)
-------------	---	---------------

Combal	Conditions	I	3	C	34	C5	,I5	C	6	Unit	
Symbol	Conuntions	Min	Max	Min	Max	Min	Max	Min	Max	UIIIL	
	SERDES factor J = 3 to 10	(3)	945 <i>(7)</i>	(3)	945 <i>(7)</i>	(3)	740 <i>(7)</i>	(3)	640 <i>(7)</i>	Mbps	
f _{HSDR} (data rate)	SERDES factor J = 2 (using DDR registers)	(3)	(7)	(3)	(7)	(3)	(7)	(3)	(7)	Mbps	
	SERDES factor J = 1 (using SDR registers)	(3)	(7)	(3)	(7)	(3)	(7)	(3)	(7)	Mbps	
Soft-CDR PPM tolerance	Soft-CDR mode	_	300	_	300	_	300	_	300	±PPM	
DPA run length	DPA mode	_	10,000	_	10,000	_	10,000	_	10,000	UI	
Sampling window (SW)	Non-DPA mode (5)	_	300	_	300	_	350	_	400	ps	

Notes to Table 1-53:

- (1) $f_{HSCLK_IN} = f_{HSDR} / W$. Use W to determine the supported selection of input reference clock frequencies for the desired data rate.
- (2) Applicable for interfacing with DPA receivers only. For interfacing with non-DPA receivers, you must calculate the leftover timing margin in the receiver by performing link timing closure analysis. For Arria II GX transmitter to Arria II GX non-DPA receiver, the maximum supported data rate is 945 Mbps. For data rates above 840 Mbps, perform PCB trace compensation by adjusting the PCB trace length for LVDS channels to improve channel-to-channel skews.
- (3) The minimum and maximum specification depends on the clock source (for example, PLL and clock pin) and the clock routing resource you use (global, regional, or local). The I/O differential buffer and input register do not have a minimum toggle rate.
- (4) The specification is only applicable under the influence of core noise.
- (5) Applicable for true LVDS using dedicated SERDES only.
- (6) Dedicated SERDES and DPA features are only available on the right banks.
- (7) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and the receiver sampling margin to determine the leftover timing margin.

Table 1–54 lists the high-speed I/O timing for Arria II GZ devices.

Table 1-54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 1 of 3)

Symbol	Conditions	C3, I3			C4, I4			11
		Min	Тур	Max	Min	Тур	Max	Max Unit
Clock								
f _{HSCLK_in} (input clock frequency) true differential I/O standards	Clock boost factor W = 1 to 40 (3)	5	_	717	5	_	717	MHz
f _{HSCLK_in} (input clock frequency) single ended I/O standards (9)	Clock boost factor W = 1 to 40 (3)	5	_	717	5	_	717	MHz
f _{HSCLK_in} (input clock frequency) single ended I/O standards (10)	Clock boost factor W = 1 to 40 (3)	5	_	420	5	_	420	MHz

Table 1–54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 3 of 3)

Cumbal	Conditions	C3, I3			C4, I4			II!
Symbol		Min	Тур	Max	Min	Тур	Max	Unit
	True differential I/O standards		_	200	_	_	200	ps
trise & tfall	Emulated differential I/O standards with three external output resistor networks	_	_	250	_	_	300	ps
	Emulated differential I/O standards with one external output resistor	_	_	500	_	_	500	ps
	True LVDS	_	_	100	_	_	100	ps
TCCS	Emulated LVDS_E_3R	_	_	250	_	_	250	ps
Receiver								
True differential I/O standards - f _{HSDRDPA} (data rate)	SERDES factor J = 3 to 10	150	_	1250	150	_	1250	Mbps
	SERDES factor J = 3 to 10	(4)	_	(6)	(4)	_	(6)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 2, uses DDR registers	(4)	_	(5)	(4)	_	(5)	Mbps
	SERDES factor J = 1, uses an SDR register	(4)	_	(5)	(4)	_	(5)	Mbps
DPA run length	DPA mode	_	_	10000	_	_	10000	UI
Soft-CDR PPM tolerance	Soft-CDR mode	_	_	300	_	_	300	± PPM
Sampling Window (SW)	Non-DPA mode	_	_	300	_	_	300	ps

Notes to Table 1-54:

- (1) When J = 3 to 10, use the SERDES block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) Clock Boost Factor (W) is the ratio between input data rate to the input clock rate.
- (4) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (5) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (6) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and the receiver sampling margin to determine the maximum data rate supported.
- (7) This is achieved by using the LVDS and DPA clock network.
- (8) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (9) This only applies to DPA and soft-CDR modes.
- (10) This only applies to LVDS source synchronous mode.

Table 1–55 lists DPA lock time specifications for Arria II GX and GZ devices.

Figure 1–6 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

Figure 1–6. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for Arria II GZ Devices at a 1.25 Gbps Data Rate




Table 1–56 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

Table 1–56. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for Arria II GZ Devices at 1.25 Gbps Data Rate

Jitter Freq	Sinusoidal Jitter (UI)	
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

External Memory Interface Specifications



For the maximum clock rate supported for Arria II GX and GZ device family, refer to the External Memory Interface Spec Estimator page on the Altera website.

Table 1–57 lists the external memory interface specifications for Arria II GX devices.

Table 1–57. External Memory Interface Specifications for Arria II GX Devices (Part 1 of 2)

Frequency	Frequency Range (MHz)				DQS Delay	Number of	
Mode	C4	13, C5, I5	C6	(°)	Buffer Mode (1)	Delay Chains	
0	90-140	90-130	90-110	22.5	Low	16	
1	110-180	110-170	110-150	30	Low	12	
2	140-220	140-210	140-180	36	Low	10	
3	170-270	170-260	170-220	45	Low	8	
4	220-340	220-310	220-270	30	High	12	

Table 1–69. Document Revision History (Part 2 of 2)

Date	Version	Changes			
		Added Arria II GZ information.			
December 2010		■ Added Table 1–61 with Arria II GX information.			
	4.0	■ Updated Table 1–1, Table 1–2, Table 1–5, Table 1–6, Table 1–7, Table 1–11, Table 1–35, Table 1–37, Table 1–40, Table 1–42, Table 1–44, Table 1–45, Table 1–57, Table 1–61, and Table 1–63.			
		■ Updated Figure 1–5.			
		Updated for the Quartus II version 10.0 release.			
		Updated the first paragraph for searchability.			
		Minor text edits.			
		■ Updated Table 1–1, Table 1–4, Table 1–16, Table 1–19, Table 1–21, Table 1–23, Table 1–25, Table 1–26, Table 1–30, and Table 1–35			
		■ Added Table 1–27 and Table 1–29.			
July 2010	3.0	■ Added I3 speed grade information to Table 1–19, Table 1–21, Table 1–22, Table 1–24, Table 1–25, Table 1–30, Table 1–32, Table 1–33, Table 1–34, and Table 1–35.			
July 2010	3.0	Updated the "Operating Conditions" section.			
		■ Removed "Preliminary" from Table 1–19, Table 1–21, Table 1–22, Table 1–23, Table 1–24, Table 1–25, Table 1–26, Table 1–28, Table 1–30, Table 1–32, Table 1–33, Table 1–34, and Figure 1–4.			
		■ Minor text edits.			
		Updated for the Quartus II version 9.1 SP2 release:			
March 2010	2.3	■ Updated Table 1–3, Table 1–7, Table 1–19, Table 1–21, Table 1–22, Table 1–24, Table 1–25 and Table 1–33.			
		Updated "Recommended Operating Conditions" section.			
		Minor text edits.			
February 2010	2.2	Updated Table 1–19.			
		Updated for Arria II GX v9.1 SP1 release:			
February 2010	2.1	■ Updated Table 1–19, Table 1–23, Table 1–28, Table 1–30, and Table 1–33.			
Tobraary 2010		■ Added Figure 1–5.			
		Minor text edits.			
November 2009		Updated for Arria II GX v9.1 release:			
		■ Updated Table 1–1, Table 1–4, Table 1–13, Table 1–14, Table 1–19, Table 1–15, Table 1–22, Table 1–24, and Table 1–28.			
	2.0	■ Added Table 1–6 and Table 1–33.			
		■ Added "Bus Hold" on page 1–5.			
		Added "IOE Programmable Delay" section.			
		Minor text edit.			
June 2009	1.2	■ Updated Table 1–1, Table 1–3, Table 1–7, Table 1–8, Table 1–18, Table 1–23, Table 1–25, Table 1–26, Table 1–29, Table 1–30, Table 1–31, Table 1–32, and Table 1–33.			
		■ Added Table 1–32.			
		■ Updated Equation 1–1.			
March 2009	1.1	Added "I/O Timing" section.			
February 2009	1.0	Initial release.			