

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	4964
Number of Logic Elements/Cells	118143
Total RAM Bits	8315904
Number of I/O	452
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA, FCBGA
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2agx125ef35c5n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Conditions beyond those listed in Table 1–1 and Table 1–2 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1–1 lists the absolute maximum ratings for Arria II GX devices.

Table 1-1. Absolute Maximum Ratings for Arria II GX Devices

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Supplies power to the core, periphery, I/O registers, PCI Express® (PIPE) (PCIe) HIP block, and transceiver PCS	-0.5	1.35	V
V _{CCCB}	Supplies power for the configuration RAM bits	-0.5	1.8	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.75	V
V _{CCPD}	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	-0.5	3.75	V
V _{CCIO}	Supplies power to the I/O banks	-0.5	3.9	V
V_{CCD_PLL}	Supplies power to the digital portions of the PLL	-0.5	1.35	V
V _{CCA_PLL}	Supplies power to the analog portions of the PLL and device-wide power management circuitry	-0.5	3.75	V
V _I	DC input voltage	-0.5	4.0	V
I _{OUT}	DC output current, per pin	-25	40	mA
V _{CCA}	Supplies power to the transceiver PMA regulator	_	3.75	V
V_{CCL_GXB}	Supplies power to the transceiver PMA TX, PMA RX, and clocking	_	1.21	V
V_{CCH_GXB}	Supplies power to the transceiver PMA output (TX) buffer	_	1.8	V
T _J	Operating junction temperature	-55	125	°C
T _{STG}	Storage temperature (no bias)	-65	150	°C

Table 1–2 lists the absolute maximum ratings for Arria II GZ devices.

Table 1-2. Absolute Maximum Ratings for Arria II GZ Devices (Part 1 of 2)

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Supplies power to the core, periphery, I/O registers, PCIe HIP block, and transceiver PCS	-0.5	1.35	V
V _{CCCB}	Power supply to the configuration RAM bits	-0.5	1.8	V
V _{CCPGM}	Supplies power to the configuration pins	-0.5	3.75	V
V _{CCAUX}	Auxiliary supply	-0.5	3.75	V
V _{CCBAT}	Supplies battery back-up power for design security volatile key register	-0.5	3.75	V
V _{CCPD}	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	-0.5	3.75	V
V _{CCIO}	Supplies power to the I/O banks	-0.5	3.9	V
V _{CC_CLKIN}	Supplies power to the differential clock input	-0.5	3.75	V
V _{CCD_PLL}	Supplies power to the digital portions of the PLL	-0.5	1.35	V
V _{CCA_PLL}	Supplies power to the analog portions of the PLL and device-wide power management circuitry	-0.5	3.75	V
VI	DC input voltage	-0.5	4.0	V
I _{OUT}	DC output current, per pin	-25	40	mA

Table 1–2. Absolute Maximum Ratings for Arria II GZ Devices (Part 2 of 2)

Symbol	Description	Minimum	Maximum	Unit
V _{CCA_L}	Supplies transceiver high voltage power (left side)	-0.5	3.75	V
V _{CCA_R}	Supplies transceiver high voltage power (right side)	-0.5	3.75	V
V _{CCHIP_L}	Supplies transceiver HIP digital power (left side)	-0.5	1.35	V
V _{CCR_L}	Supplies receiver power (left side)	-0.5	1.35	V
V _{CCR_R}	Supplies receiver power (right side)	-0.5	1.35	V
V _{CCT_L}	Supplies transmitter power (left side)	-0.5	1.35	V
V _{CCT_R}	Supplies transmitter power (right side)	-0.5	1.35	V
V _{CCL_GXBLn} (1)	Supplies power to the transceiver PMA TX, PMA RX, and clocking (left side)	-0.5	1.35	V
V _{CCL_GXBRn} (1)	Supplies power to the transceiver PMA TX, PMA RX, and clocking (right side)	-0.5	1.35	V
V _{CCH_GXBLn} (1)	Supplies power to the transceiver PMA output (TX) buffer (left side)	-0.5	1.8	V
V _{CCH_GXBRn} (1)	Supplies power to the transceiver PMA output (TX) buffer (right side)	-0.5	1.8	V
T _J	Operating junction temperature	-55	125	°C
T _{STG}	Storage temperature (no bias)	-65	150	°C

Note to Table 1-2:

(1) n = 0, 1, or 2.

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 1-3 and undershoot to -2.0 V for magnitude of currents less than 100 mA and periods shorter than 20 ns.

Table 1–3 lists the Arria II GX and GZ maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the device lifetime. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 5.41% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 5.41/10ths of a year.

Table 1-3. Maximum Allowed Overshoot During Transitions for Arria II Devices

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit																	
																			4.0	100.000	%
		4.05	79.330	%																	
		4.1	46.270	%																	
		4.15	27.030	%																	
		4.2	15.800	%																	
		4.25	9.240	%																	
V _I (AC)	AC Input Voltage	4.3	5.410	%																	
		4.35	3.160	%																	
		4.4	1.850	%																	
		4.45	1.080	%																	
		4.5	0.630	%																	
		4.55	0.370	%																	
		4.6	0.220	%																	

Maximum Allowed I/O Operating Frequency

Table 1–4 lists the maximum allowed I/O operating frequency for Arria II GX I/Os using the specified I/O standards to ensure device reliability.

Table 1-4. Maximum Allowed I/O Operating Frequency for Arria II GX Devices

I/O Standard	I/O Frequency (MHz)
HSTL-18 and HSTL-15	333
SSTL -15	400
SSTL-18	333
2.5-V LVCMOS	260
3.3-V and 3.0-V LVTTL	
3.3-V, 3.0-V, 1.8-V, and 1.5-V LVCMOS	250
PCI and PCI-X	250
SSTL-2	
1.2-V LVCMOS HSTL-12	200

Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Arria II GX and GZ devices. All supplies are required to monotonically reach their full-rail values without plateaus within t_{RAMP} .

Table 1–5 lists the recommended operating conditions for Arria II GX devices.

Table 1-5. Recommended Operating Conditions for Arria II GX Devices (Note 1) (Part 1 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CC}	Supplies power to the core, periphery, I/O registers, PCIe HIP block, and transceiver PCS	_	0.87	0.90	0.93	V
V _{CCCB}	Supplies power to the configuration RAM bits	_	1.425	1.50	1.575	V
V _{CCBAT} (2)	Battery back-up power supply for design security volatile key registers	_	1.2	_	3.3	V
M	Supplies power to the I/O pre-drivers,		3.135	3.3	3.465	V
V _{CCPD} (3)	differential input buffers, and MSEL		2.85	3.0	3.15	V
(0)	circuitry	I	2.375	2.5	2.625	٧
			3.135	3.3	3.465	V
		_	2.85	3.0	3.15	V
V	Supplies power to the I/O banks (4)	_	2.375	2.5	2.625	V
V _{CCIO}		_	1.71	1.8	1.89	V
		_	1.425	1.5	1.575	V
		_	1.14	1.2	1.26	V
V _{CCD_PLL}	Supplies power to the digital portions of the PLL		0.87	0.90	0.93	V
V _{CCA_PLL}	Supplies power to the analog portions of the PLL and device-wide power management circuitry	_	2.375	2.5	2.625	V
V _I	DC Input voltage	_	-0.5	_	3.6	V
V ₀	Output voltage	_	0	_	V _{CCIO}	V
V _{CCA}	Supplies power to the transceiver PMA regulator	_	2.375	2.5	2.625	V
V _{CCL_GXB}	Supplies power to the transceiver PMA TX, PMA RX, and clocking	_	1.045	1.1	1.155	V
V _{CCH_GXB}	Supplies power to the transceiver PMA output (TX) buffer	_	1.425	1.5	1.575	V
т	Operating junction temperature	Commercial	0	_	85	°C
T _J	Operating junction temperature	Industrial	-40	_	100	°C

Table 1–10 lists the bus hold specifications for Arria II GZ devices.

Table 1–10. Bus Hold Parameters for Arria II GZ Devices

		Cond.					V _{CCI}	o (V)					
Parameter	Symbol		1.2		1.5		1.8		2.5		3.0		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold Low sustaining current	I _{SUSL}	V _{IN} > V _{IL} (max.)	22.5	_	25.0	_	30.0	_	50.0	_	70.0	_	μА
Bus-hold High sustaining current	I _{SUSH}	V _{IN} < V _{IH} (min.)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μА
Bus-hold Low overdrive current	I _{ODL}	OV < V _{IN} < V _{CCIO}	_	120	_	160	_	200	_	300	_	500	μΑ
Bus-hold High overdrive current	Годн	0V < V _{IN} < V _{CCIO}	_	-120	_	-160	_	-200	_	-300	_	-500	μА
Bus-hold trip point	V_{TRIP}	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

OCT Specifications

Table 1–11 lists the Arria II GX device and differential OCT with and without calibration accuracy.

Table 1–11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 1 of 2)

Cumbal	Deceriation	Conditions (V)	Calibration	n Accuracy	Unit	
Symbol	Description	Conditions (V)	Commercial	Industrial	OIII	
25-Ω R _S 3.0, 2.5	25- Ω series OCT without calibration	$V_{CCIO} = 3.0, 2.5$	± 30	± 40	%	
50-Ω R _S 3.0, 2.5	50- Ω series OCT without calibration	V _{CCIO} = 3.0, 2.5	± 30	± 40	%	
25-Ω R _S 1.8	25-Ω series OCT without calibration	V _{CCIO} = 1.8	± 40	± 50	%	
50-Ω R _S 1.8	50- Ω series OCT without calibration	V _{CCIO} = 1.8	± 40	± 50	%	
25-Ω R _S 1.5, 1.2	25-Ω series OCT without calibration	V _{CCIO} = 1.5, 1.2	± 50	± 50	%	
50-Ω R _S 1.5, 1.2	50- Ω series OCT without calibration	V _{CCIO} = 1.5, 1.2	± 50	± 50	%	
25-Ω R _S 3.0, 2.5, 1.8, 1.5, 1.2	25-Ω series OCT with calibration	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	%	

Table 1–33 lists the differential I/O standard specifications for Arria II GZ devices.

Table 1–33. Differential I/O Standard Specifications for Arria II GZ Devices (Note 1)

I/O	V _{CCIO} (V)			V _{ID} (mV)			V _{ICM(E}	_{IC)} (V)	V ₀	_D (V) <i>(</i> 3	3)	V _{OCM} (V) <i>(3)</i>		
Standard (2)	Min	Тур	Max	Min	Cond.	Max	Min	Max	Min	Тур	Max	Min	Тур	Max
2.5 V LVDS (HIO)	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.05	1.8	0.247	_	0.6	1.125	1.25	1.375
2.5 V LVDS (VIO)	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.05	1.8	0.247	_	0.6	1	1.25	1.5
RSDS (HIO)	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.3	1.4	0.1	0.2	0.6	0.5	1.2	1.4
RSDS (VIO)	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.3	1.4	0.1	0.2	0.6	0.5	1.2	1.5
Mini-LVDS (HIO)	2.375	2.5	2.625	200	l	600	0.4	1.32 5	0.25		0.6	1	1.2	1.4
Mini-LVDS (VIO)	2.375	2.5	2.625	200		600	0.4	1.32 5	0.25		0.6	1	1.2	1.5
LVPECL	2.375	2.5	2.625	300			0.6	1.8			_	_		_
BLVDS (4)	2.375	2.5	2.625	100		_	_	_	_	_	_	_	_	_

Notes to Table 1-33:

- (1) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 1–21.
- (2) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (3) R_1 range: $90 \le RL \le 110 \Omega$.
- (4) There are no fixed V_{ICM}, V_{OD}, and V_{OCM} specifications for BLVDS. These specifications depend on the system topology.

Power Consumption for the Arria II Device Family

Altera offers two ways to estimate power for a design:

- Using the Microsoft Excel-based Early Power Estimator
- Using the Quartus[®] II PowerPlay Power Analyzer feature

The interactive Microsoft Excel-based Early Power Estimator is typically used prior to designing the FPGA in order to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, when combined with detailed circuit models, can yield very accurate power estimates.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

December 2013 Altera Corporation

Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 3 of 7)

Symbol/	0		13			C4			C5 and I5	5		C6		1111
Description	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	_	_	125	_	MHz
reconfig_ clk clock frequency	Dynamic reconfig. clock frequency	2.5/ 37.5 <i>(4)</i>	_	50	2.5/ 37.5 (4)	_	50	2.5/ 37.5 (4)	_	50	2.5/ 37.5 (4)	_	50	MHz
Delta time between reconfig_ clks (5)	_	_	_	2	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum power-down pulse width	_	_	1	_	_	1	_	_	1	_	_	1	_	μѕ
Receiver														
Supported I/O Standards				1.4-V PCN	1L, 1.5-V	PCML, 2.	5-V PCML, 2	2.5-V PCM	L, LVPECL,	and LVDS				
Data rate (13)	_	600	_	6375	600	_	3750	600		3750	600	_	3125	Mbps
Absolute V _{MAX} for a receiver pin (6)	_		_	1.5	_	_	1.5		_	1.5	_		1.5	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak	V _{ICM} = 0.82 V setting	_	_	2.7	_	_	2.7	_	_	2.7	_	_	2.7	V
differential input voltage V _{ID} (diff p-p)	V _{ICM} =1.1 V setting (7)	_	_	1.6	_		1.6	_	_	1.6	_	_	1.6	V

Figure 1–1 shows the lock time parameters in manual mode.

LTD = lock-to-data. LTR = lock-to-reference.

Figure 1–1. Lock Time Parameters for Manual Mode




Figure 1–2 shows the lock time parameters in automatic mode.

Figure 1–2. Lock Time Parameters for Automatic Mode




Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 2 of 2)

Pre- Emphasis		V _{OD} Setting												
1st Post-Tap Setting	0	1	2	3	4	5	6	7						
29	N/A	N/A	N/A	12.5	9.6	7.7	6.3	4.3						
30	N/A	N/A	N/A	N/A	11.4	9	7.4	N/A						
31	N/A	N/A	N/A	N/A	12.9	10	8.2	N/A						

Table 1–40 lists the transceiver jitter specifications for all supported protocols for Arria II GX devices.

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 1 of 10)

Symbol/			13			C4			C5, I	5		C6		
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SONET/SDH Transn	nit Jitter Generation	(2)												
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15	_		0.1	_	_	0.1	_	_	0.1	_	_	0.1	UI
RMS jitter at 622.08 Mbps	Pattern = PRBS15			0.01	_	_	0.01	_	_	0.01	_		0.01	UI
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15	_	_	0.1	_	_	0.1	_	_	0.1	_		0.1	UI
RMS jitter at 2488.32 Mbps	Pattern = PRBS15			0.01	_	_	0.01	_	_	0.01	_		0.01	UI
SONET/SDH Receiv	ver Jitter Tolerance	(2)												
	Jitter frequency = 0.03 KHz Pattern = PRBS15		> 15		> 15			> 15			> 15 > 1.5			UI
Jitter tolerance at 622.08 Mbps	Jitter frequency = 25 KHZ Pattern = PRBS15	juency = KHZ > 1.5			> 1.5		> 1.5			UI				
	Jitter frequency = 250 KHz Pattern = PRBS15		> 0.15			> 0.15		> 0.15			> 0.15			UI

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 5 of 10)

Symbol/	0		13			C4			C5, I	5	C6			
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SDI Transmitter J	itter Generation <i>(8)</i>													
Alignment jitter	Data rate = 1.485 Gbps (HD) pattern = Color Bar Low- frequency Roll-off = 100 KHz	0.2	_	_	0.2		_	0.2	_	_	0.2		_	UI
(peak-to-peak)	Data rate = 2.97 Gbps (3G) pattern = Color bar Low- frequency Roll-off = 100 KHz	0.3	_	_	0.3		_	0.3	_	_	0.3		_	UI
SDI Receiver Jitte	er Tolerance <i>(8)</i>										•			
	Jitter frequency = 15 KHz Data rate = 2.97 Gbps (3G) Pattern = single line scramble		> 2			> 2			> 2			> 2		UI
	color bar Jitter frequency = 100 KHz													
Sinusoidal jitter tolerance (peak-to-peak)	Data rate = 2.97 Gbps (3G) Pattern = single line scramble color bar		> 0.3			> 0.3			> 0.3			> 0.3		UI
	Jitter frequency = 148.5 MHz													
	Data rate = 2.97 Gbps (3G) Pattern = single line scramble color bar		> 0.3		> 0.3				> 0.3			> 0.3		UI

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 6 of 10)

Symbol/	0		13			C4			C5, I	5		C6		1114
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
	Jitter frequency = 20 KHz													
	Data rate = 1.485 Gbps (HD) Pattern = 75% color bar		>1			> 1			> 1			> 1		UI
Sinusoidal jitter tolerance (peak-to-peak) Jitter frequency = 100 KHz Data rate = 1.485 Gbps (HD) Pattern = 75% color bar		> 0.2			> 0.2				> 0.2	!	> 0.2			UI
	Jitter frequency = 148.5 MHz													
	Data rate = 1.485 Gbps (HD) Pattern =75% color bar		> 0.2			> 0.2	2		> 0.2			> 0.2		UI
SATA Transmit Jitt	ter Generation <i>(10)</i>													
Total jitter at 1.5 Gbps (G1)	Compliance pattern	_	_	0.55	_	_	0.55	_	_	0.55	_		0.55	UI
Deterministic jitter at 1.5 Gbps (G1)	Compliance pattern	_	_	0.35	_	_	0.35	_	_	0.35	_		0.35	UI
Total jitter at 3.0 Gbps (G2)	Compliance pattern	_	_	0.55	_	_	0.55	_	_	0.55	_		0.55	UI
Deterministic jitter at 3.0 Gbps (G2)	Compliance pattern		_	0.35		_	0.35	_	_	0.35	_		0.35	UI
Total jitter at 6.0 Gbps (G3)	Compliance pattern	_	_	0.52	_	_	_	_	_	_	_		_	UI
Random jitter at 6.0 Gbps (G3)	Compliance pattern	_	_	0.18	_	_	_	_	_	_	_	_	_	UI
SATA Receiver Jit	ter Tolerance (10)													
Total jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.65		> 0.65		> 0.65		> 0.65		5	UI			
Deterministic jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.35		> 0.35		> 0.35			> 0.35			UI		
SSC modulation frequency at 1.5 Gbps (G1)	Compliance pattern	33		33		33			33			kHz		

Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 9 of 10)

Symbol/	0		13			C4			C5, I	5		C6		11!4	
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
OBSAI Receiver Ji	tter Tolerance <i>(12)</i>								•	•					
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.37		> 0.37			> 0.37		> 0.37		7	UI		
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.55		> 0.55			> 0.55			> 0.55 > 0.55 > 0.55			5	UI
	Jitter frequency = 5.4 KHz		> 8.5		> 8.5		> 8.5			> 8.5		j	UI		
Sinusoidal jitter	Pattern = CJPAT														
tolerance at 768 Mbps	Jitter frequency = 460.8 KHz to 20 MHz		> 0.1			> 0.1		> 0.1		> 0.1			UI		
	Pattern = CJPAT														
	Jitter frequency = 10.9 KHz		> 8.5			> 8.5			> 8.5	i i		> 8.5	j	UI	
Sinusoidal jitter	Pattern = CJPAT														
tolerance at 1536 Mbps	Jitter frequency = 921.6 KHz to 20 MHz		> 0.1			> 0.1			> 0.1			> 0.1		UI	
	Pattern = CJPAT														

Table 1-41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 6 of 7)

Symbol/	0		–C3 and	- I 3		–14	Unit	
Description	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Deterministic jitter at 3.0 Gbps (G2)	Pattern = CJPAT	_	_	0.35	_	_	0.35	UI
Total jitter at 6.0 Gbps (G3)	Pattern = CJPAT	_	_	0.25	_	_	0.25	UI
Random jitter at 6.0 Gbps (G3)	Pattern = CJPAT	_	_	0.15	_	_	0.15	UI
SAS Receiver Jitter Tolerance (13)	•						
Total jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	_	_	0.65	_	_	0.65	UI
Deterministic jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	_	_	0.35	_	_	0.35	UI
Sinusoidal jitter tolerance at 1.5 Gbps (G1)	Jitter frequency = 900 KHz to 5 MHz Pattern = CJTPAT BER = 1E-12	> 0.1				UI		
CPRI Transmit Jitter Generation	(14)	I						
	E.6.HV, E.12.HV Pattern = CJPAT	_	_	0.279	_	_	0.279	UI
Total jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	_	_	0.35	_	_	0.35	UI
	E.6.HV, E.12.HV Pattern = CJPAT	_	_	0.14	_	_	0.14	UI
Deterministic jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT	_	_	0.17	_	_	0.17	UI
CPRI Receiver Jitter Tolerance	(14)	I	ı	<u> </u>			<u>I</u>	
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT		> 0.66	1		> 0.66)	UI
Deterministic jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT		> 0.4			> 0.4		UI
Total jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT		> 0.65	<u> </u>		> 0.65	j	UI
Deterministic jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT		> 0.37	,		> 0.37	,	UI
Combined deterministic and random jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJPAT		> 0.55	<u> </u>		> 0.55	j	UI
OBSAI Transmit Jitter Generation	(15)	I			1			1
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern CJPAT		_	0.35	_	_	0.35	UI
Deterministic jitter at 768 MBps, 1536 Mbps, and 3072 Mbps			_	0.17	_	_	0.17	UI

Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 7 of 7)

Symbol/			-C3 and	–13		-C4 and	–14	
Description	Conditions	Min	Тур	Max	Min	Тур	Max	- Unit
OBSAI Receiver Jitter Tolerance	(15)			<u>I</u>				
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.37	,		> 0.37		UI
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT	i		UI				
Sinusoidal jitter tolerance at 768 Mbps	Jitter frequency = 5.4 KHz Pattern = CJPAT		> 8.5			UI		
	Jitter frequency = 460 MHz to 20 MHz Pattern = CJPAT	> 0.1				> 0.1		UI
Sinusoidal jitter tolerance at	Jitter frequency = 10.9 KHz Pattern = CJPAT	> 8.5			> 8.5			UI
1536 Mbps	Jitter frequency = 921.6 MHz to 20 MHz Pattern = CJPAT		> 0.1		> 0.1			UI
Sinusoidal jitter tolerance at	Jitter frequency = 21.8 KHz Pattern = CJPAT		> 8.5			> 8.5		UI
3072 Mbps	Jitter frequency = 1843.2 MHz to 20 MHz Pattern = CJPAT	> 0.1			> 0.1			UI

Notes to Table 1-41:

- (1) Dedicated refclk pins were used to drive the input reference clocks.
- (2) The jitter numbers are valid for the stated conditions only.
- (3) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (4) The jitter numbers for Fibre Channel are compliant to the FC-PI-4 Specification revision 6.10.
- (5) The Fibre Channel transmitter jitter generation numbers are compliant to the specification at the δ_T inter operability point.
- (6) The Fibre Channel receiver jitter tolerance numbers are compliant to the specification at the δ_R interpretability point.
- $(7) \quad \text{The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.}$
- (8) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.
- (9) Arria II GZ PCIe receivers are compliant to this specification provided the $V_{TX-CM-DC-ACTIVEIDLE-DELTA}$ of the upstream transmitter is less than 50 mV.
- (10) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
- (11) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (12) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (13) The jitter numbers for Serial Attached SCSI (SAS) are compliant to the SAS-2.1 Specification.
- (14) The jitter numbers for CPRI are compliant to the CPRI Specification V3.0.
- (15) The jitter numbers for OBSAI are compliant to the OBSAI RP3 Specification V4.1.

Core Performance Specifications for the Arria II Device Family

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), embedded memory, configuration, and JTAG specifications for Arria II GX and GZ devices.

Clock Tree Specifications

Table 1-42 lists the clock tree specifications for Arria II GX devices.

Table 1-42. Clock Tree Performance for Arria II GX Devices

Clock Network		Performance		Unit
	13, C4	C5,I5	C6	Oiiit
GCLK and RCLK	500	500	400	MHz
PCLK	420	350	280	MHz

Table 1–43 lists the clock tree specifications for Arria II GZ devices.

Table 1-43. Clock Tree Performance for Arria II GZ Devices

Clock Network	Perfo	rmance	llnit	
GIUCK NELWURK	–C3 and –I3	-C4 and -I4	Unit	
GCLK and RCLK	700	500	MHz	
PCLK	500	450	MHz	

PLL Specifications

Table 1–44 lists the PLL specifications for Arria II GX devices.

Table 1-44. PLL Specifications for Arria II GX Devices (Part 1 of 3)

Symbol	Description	Min	Тур	Max	Unit
	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-4 Speed Grade)	5	_	670 (1)	MHz
f _{IN}	Input clock frequency (from clock input pins residing in right/top/bottom banks) (–5 Speed Grade)	5	_	622 (1)	MHz
	Input clock frequency (from clock input pins residing in right/top/bottom banks) (-6 Speed Grade)	5	_	500 (1)	MHz
f _{INPFD}	Input frequency to the PFD	5	_	325	MHz
f _{VCO}	PLL VCO operating Range (2)	600	_	1,400	MHz
f _{INDUTY}	Input clock duty cycle	40	_	60	%
f _{EINDUTY}	External feedback clock input duty cycle	40	_	60	%
t _{INCCJ} (3),	Input clock cycle-to-cycle jitter (Frequency ≥ 100 MHz)	_	_	0.15	UI (p-p)
(4)	Input clock cycle-to-cycle jitter (Frequency ≤ 100 MHz)	_	_	±750	ps (p-p)

Table 1-44. PLL Specifications for Arria II GX Devices (Part 3 of 3)

Symbol	Description	Min	Тур	Max	Unit
t _{CASC} _ OUTJITTER_	Period Jitter for dedicated clock output in cascaded PLLs (FOUT \geq 100 MHz)	_	_	425	ps (p-p)
PERIOD_ DEDCLK (6), (7)	Period Jitter for dedicated clock output in cascaded PLLs (FOUT \leq 100 MHz)	_	_	42.5	mUI (p-p)

Notes to Table 1-44:

- (1) f_{IN} is limited by the I/O f_{MAX} .
- (2) The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.
- (3) A high-input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean-clock source, which is less than 200 ps.
- (4) F_{REF} is fIN/N when N = 1.
- (5) This specification is limited by the lower of the two: I/O f_{MAX} or f_{OUT} of the PLL.
- (6) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 1–62 on page 1–70.
- (7) The cascaded PLL specification is only applicable with the following condition:
 - a. Upstream PLL: 0.59 Mhz ≤ Upstream PLL BW < 1 MHz
 - b. Downstream PLL: Downstream PLL BW > 2 MHz

Table 1–45 lists the PLL specifications for Arria II GZ devices when operating in both the commercial junction temperature range (0° to 85° C) and the industrial junction temperature range (40° to 100° C).

Table 1–45. PLL Specifications for Arria II GZ Devices (Part 1 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
f	Input clock frequency (–3 speed grade)	5	_	717 (1)	MHz
f _{IN}	Input clock frequency (-4 speed grade)	5		717 (1)	MHz
f _{INPFD}	Input frequency to the PFD	5	_	325	MHz
f	PLL VCO operating range (-3 speed grade)	600		1,300	MHz
f _{VCO}	PLL VCO operating range (-4 speed grade)	600	_	1,300	MHz
t _{EINDUTY}	Input clock or external feedback clock input duty cycle	40	_	60	%
	Output frequency for internal global or regional clock (–3 speed grade)	_	_	700 (2)	MHz
f _{OUT}	Output frequency for internal global or regional clock (–4 speed grade)	_	_	500 (2)	MHz
f	Output frequency for external clock output (-3 speed grade)	_		717 (2)	MHz
f _{OUT_EXT}	Output frequency for external clock output (-4 speed grade)	_		717 (2)	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t _{FCOMP}	External feedback clock compensation time	_	_	10	ns
t _{CONFIGPLL}	Time required to reconfigure scan chain	_	3.5	_	scanclk cycles
t _{CONFIGPHASE}	Time required to reconfigure phase shift	_	1	_	scanclk cycles
f _{SCANCLK}	scanclk frequency	_	_	100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or de-assertion of areset	_	_	1	ms

Table 1-53. High-Speed I/O Specifications for Arria II GX Devices (Part 2 of 4)

Cumbal	Conditions	I	3	C	4	C5	,15	C6		Unit
Symbol	Conditions	Min	Max	Min	Max	Min	Max	Min	Max	UIIIL
Transmitter										
f _{HSDR_TX} (true LVDS output data rate)	SERDES factor, J = 3 to 10 (using dedicated SERDES)	150	1250 (2)	150	1250 (2)	150	1050 (2)	150	840	Mbps
	SERDES factor, J = 4 to 10 (using logic elements as SERDES)	(3)	945	(3)	945	(3)	840	(3)	740	Mbps
	SERDES factor, J = 2 (using DDR registers) and J = 1 (using SDR register)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	Mbps
f _{HSDR_TX_E3R} (emulated LVDS_E_3R output data rate) (7)	SERDES factor, J = 4 to 10	(3)	945	(3)	945	(3)	840	(3)	740	Mbps

Table 1–54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 3 of 3)

Cumbal	Conditions	C3, I3			C4, I4			11-14
Symbol		Min	Тур	Max	Min	Тур	Max	Unit
	True differential I/O standards		_	200	_	_	200	ps
trise & tfall	Emulated differential I/O standards with three external output resistor networks	_	_	250	_	_	300	ps
	Emulated differential I/O standards with one external output resistor	_	_	500	_	_	500	ps
	True LVDS	_	_	100	_	_	100	ps
TCCS	Emulated LVDS_E_3R	_	_	250	_	_	250	ps
Receiver								
True differential I/O standards - f _{HSDRDPA} (data rate)	SERDES factor J = 3 to 10	150	_	1250	150	_	1250	Mbps
	SERDES factor J = 3 to 10	(4)	_	(6)	(4)	_	(6)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 2, uses DDR registers	(4)	_	(5)	(4)	_	(5)	Mbps
	SERDES factor J = 1, uses an SDR register	(4)	_	(5)	(4)	_	(5)	Mbps
DPA run length	DPA mode	_	_	10000	_	_	10000	UI
Soft-CDR PPM tolerance	Soft-CDR mode	_	_	300	_	_	300	± PPM
Sampling Window (SW)	Non-DPA mode	_	_	300	_	_	300	ps

Notes to Table 1-54:

- (1) When J = 3 to 10, use the SERDES block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) Clock Boost Factor (W) is the ratio between input data rate to the input clock rate.
- (4) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (5) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (6) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and the receiver sampling margin to determine the maximum data rate supported.
- (7) This is achieved by using the LVDS and DPA clock network.
- (8) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (9) This only applies to DPA and soft-CDR modes.
- (10) This only applies to LVDS source synchronous mode.

Table 1–55 lists DPA lock time specifications for Arria II GX and GZ devices.

Table 1-68. Glossary (Part 3 of 4)

Letter	Subject	Definitions				
S	Sw (sampling window) Single-ended Voltage Referenced I/O Standard	The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window: Timing Diagram Bit Time				
	t _C	High-speed receiver and transmitter input and output clock period.				
	TCCS (channel-to- channel- skew)	The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under S in this table).				
		High-speed I/O block: Duty cycle on the high-speed transmitter output clock.				
T	t _{DUTY}	Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = t _C /w)				
	t _{FALL}	Signal high-to-low transition time (80-20%)				
	t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input.				
	t _{OUTPJ_IO}	Period jitter on the general purpose I/O driven by a PLL.				
		Period jitter on the dedicated clock output driven by a PLL.				
	t _{outpj_dc}	I remod filter on the dedicated clock output driven by a r LL.				

Table 1-68. Glossary (Part 4 of 4)

Letter	Subject	Definitions		
	V _{CM(DC)}	DC common mode input voltage.		
	V _{ICM}	Input common mode voltage: The common mode of the differential signal at the receiver.		
	V _{ID}	Input differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.		
	V _{DIF(AC)}	AC differential input voltage: Minimum AC input differential voltage required for switching.		
	V _{DIF(DC)}	DC differential input voltage: Minimum DC input differential voltage required for switching.		
U,	V _{IH}	Voltage input high: The minimum positive voltage applied to the input which is accepted by the device as a logic high.		
V,	V _{IH(AC)}	High-level AC input voltage.		
\ \ \	V _{IH(DC)}	High-level DC input voltage.		
	V _{IL}	Voltage input low: The maximum positive voltage applied to the input which is accepted by the device as a logic low.		
	V _{IL(AC)}	Low-level AC input voltage.		
	V _{IL(DC)}	Low-level DC input voltage.		
	V _{OCM}	Output common mode voltage: The common mode of the differential signal at the transmitter.		
	V _{OD}	Output differential voltage swing: The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.		
W,				
X, Y,	W	High-speed I/O block: The clock boost factor.		
Z				

Document Revision History

Table 1–69 lists the revision history for this chapter.

Table 1-69. Document Revision History (Part 1 of 2)

Date	Version	Changes
December 2013	4.4	Updated Table 1–34 and Table 1–35.
July 2012	4.3	■ Updated the V _{CCH_GXBL/R} operating conditions in Table 1–6.
		■ Finalized Arria II GZ information in Table 1–20.
		■ Added BLVDS specification in Table 1–32 and Table 1–33.
		■ Updated input and output waveforms in Table 1–68.
December 2011	4.2	■ Updated Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–40, Table 1–41, Table 1–54, and Table 1–67.
		■ Minor text edits.
June 2011	4.1	■ Added Table 1–60.
		■ Updated Table 1–32, Table 1–33, Table 1–38, Table 1–41, and Table 1–61.
		Updated the "Switching Characteristics" section introduction.
		Minor text edits.