

Welcome to [E-XFL.COM](#)

#### [Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	7612
Number of Logic Elements/Cells	181165
Total RAM Bits	10177536
Number of I/O	612
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (Tj)
Package / Case	1152-BBGA, FCBGA
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep2agx190ff35c5">https://www.e-xfl.com/product-detail/intel/ep2agx190ff35c5</a>

## Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Arria II GX and GZ devices. All supplies are required to monotonically reach their full-rail values without plateaus within  $t_{RAMP}$ .

Table 1–5 lists the recommended operating conditions for Arria II GX devices.

**Table 1–5. Recommended Operating Conditions for Arria II GX Devices (Note 1) (Part 1 of 2)**

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
$V_{CC}$	Supplies power to the core, periphery, I/O registers, PCIe HIP block, and transceiver PCS	—	0.87	0.90	0.93	V
$V_{CCCB}$	Supplies power to the configuration RAM bits	—	1.425	1.50	1.575	V
$V_{CCBAT}$ (2)	Battery back-up power supply for design security volatile key registers	—	1.2	—	3.3	V
$V_{CCPD}$ (3)	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	—	3.135	3.3	3.465	V
		—	2.85	3.0	3.15	V
		—	2.375	2.5	2.625	V
$V_{CCIO}$	Supplies power to the I/O banks (4)	—	3.135	3.3	3.465	V
		—	2.85	3.0	3.15	V
		—	2.375	2.5	2.625	V
		—	1.71	1.8	1.89	V
		—	1.425	1.5	1.575	V
		—	1.14	1.2	1.26	V
$V_{CCD\_PLL}$	Supplies power to the digital portions of the PLL	—	0.87	0.90	0.93	V
$V_{CCA\_PLL}$	Supplies power to the analog portions of the PLL and device-wide power management circuitry	—	2.375	2.5	2.625	V
$V_I$	DC Input voltage	—	-0.5	—	3.6	V
$V_O$	Output voltage	—	0	—	$V_{CCIO}$	V
$V_{CCA}$	Supplies power to the transceiver PMA regulator	—	2.375	2.5	2.625	V
$V_{CCL\_GXB}$	Supplies power to the transceiver PMA TX, PMA RX, and clocking	—	1.045	1.1	1.155	V
$V_{CCH\_GXB}$	Supplies power to the transceiver PMA output (TX) buffer	—	1.425	1.5	1.575	V
$T_J$	Operating junction temperature	Commercial	0	—	85	°C
		Industrial	-40	—	100	°C

## I/O Pin Leakage Current

Table 1-7 lists the Arria II GX I/O pin leakage current specifications.

**Table 1-7. I/O Pin Leakage Current for Arria II GX Devices**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$I_I$	Input pin	$V_I = 0 \text{ V to } V_{CCIO MAX}$	-10	—	10	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0 \text{ V to } V_{CCIO MAX}$	-10	—	10	$\mu\text{A}$

Table 1-8 lists the Arria II GZ I/O pin leakage current specifications.

**Table 1-8. I/O Pin Leakage Current for Arria II GZ Devices**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$I_I$	Input pin	$V_I = 0 \text{ V to } V_{CCIO MAX}$	-20	—	20	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0 \text{ V to } V_{CCIO MAX}$	-20	—	20	$\mu\text{A}$

## Bus Hold

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1-9 lists bus hold specifications for Arria II GX devices.

**Table 1-9. Bus Hold Parameters for Arria II GX Devices (Note 1)**

Parameter	Symbol	Cond.	$V_{CCIO} (\text{V})$												Unit	
			1.2		1.5		1.8		2.5		3.0		3.3			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Bus-hold low, sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL} (\text{max.})$	8	—	12	—	30	—	50	—	70	—	70	—	$\mu\text{A}$	
Bus-hold high, sustaining current	$I_{SUSH}$	$V_{IN} < V_{IL} (\text{min.})$	-8	—	-12	—	-30	—	-50	—	-70	—	-70	—	$\mu\text{A}$	
Bus-hold low, overdrive current	$I_{ODL}$	$0 \text{ V} < V_{IN} < V_{CCIO}$	—	125	—	175	—	200	—	300	—	500	—	500	$\mu\text{A}$	
Bus-hold high, overdrive current	$I_{ODH}$	$0 \text{ V} < V_{IN} < V_{CCIO}$	—	-125	—	-175	—	-200	—	-300	—	-500	—	-500	$\mu\text{A}$	
Bus-hold trip point	$V_{TRIP}$	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V	

### Note to Table 1-9:

- (1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

**Table 1–11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (*Note 1*) (Part 2 of 2)**

<b>Symbol</b>	<b>Description</b>	<b>Conditions (V)</b>	<b>Calibration Accuracy</b>		<b>Unit</b>
			<b>Commercial</b>	<b>Industrial</b>	
50- $\Omega$ $R_S$ 3.0, 2.5, 1.8, 1.5, 1.2	50- $\Omega$ series OCT with calibration	$V_{CCIO} = 3.0, 2.5,$ 1.8, 1.5, 1.2	$\pm 10$	$\pm 10$	%
100- $\Omega$ $R_D$ 2.5	100- $\Omega$ differential OCT without calibration	$V_{CCIO} = 2.5$	$\pm 30$	$\pm 30$	%

**Note to Table 1–11:**

- (1) OCT with calibration accuracy is valid at the time of calibration only.

**Table 1–12** lists the OCT termination calibration accuracy specifications for Arria II GZ devices.

**Table 1–12. OCT with Calibration Accuracy Specifications for Arria II GZ Devices (*Note 1*)**

<b>Symbol</b>	<b>Description</b>	<b>Conditions (V)</b>	<b>Calibration Accuracy</b>			<b>Unit</b>
			<b>C2</b>	<b>C3,I3</b>	<b>C4,I4</b>	
25- $\Omega$ $R_S$ 3.0, 2.5, 1.8, 1.5, 1.2 <b>(2)</b>	25- $\Omega$ series OCT with calibration	$V_{CCIO} = 3.0, 2.5,$ 1.8, 1.5, 1.2	$\pm 8$	$\pm 8$	$\pm 8$	%
50- $\Omega$ $R_S$ 3.0, 2.5, 1.8, 1.5, 1.2	50- $\Omega$ internal series OCT with calibration	$V_{CCIO} = 3.0, 2.5,$ 1.8, 1.5, 1.2	$\pm 8$	$\pm 8$	$\pm 8$	%
50- $\Omega$ $R_T$ 2.5, 1.8, 1.5, 1.2	50- $\Omega$ internal parallel OCT with calibration	$V_{CCIO} = 2.5, 1.8,$ 1.5, 1.2	$\pm 10$	$\pm 10$	$\pm 10$	%
20- $\Omega$ , 40- $\Omega$ , and 60- $\Omega$ $R_S$ 3.0, 2.5, 1.8, 1.5, 1.2 <b>(3)</b>	20- $\Omega$ , 40- $\Omega$ and 60- $\Omega$ $R_S$ expanded range for internal series OCT with calibration	$V_{CCIO} = 3.0, 2.5,$ 1.8, 1.5, 1.2	$\pm 10$	$\pm 10$	$\pm 10$	%
25- $\Omega$ $R_{S\_left\_shift}$ 3.0, 2.5, 1.8, 1.5, 1.2	25- $\Omega$ $R_{S\_left\_shift}$ internal left shift series OCT with calibration	$V_{CCIO} = 3.0, 2.5,$ 1.8, 1.5, 1.2	$\pm 10$	$\pm 10$	$\pm 10$	%

**Notes to Table 1–12:**

- (1) OCT calibration accuracy is valid at the time of calibration only.  
 (2) 25- $\Omega$   $R_S$  is not supported for 1.5 V and 1.2 V in Row I/O.  
 (3) 20- $\Omega$   $R_S$  is not supported for 1.5 V and 1.2 V in Row I/O.

Table 1–17 lists the pin capacitance for Arria II GZ devices.

**Table 1–17. Pin Capacitance for Arria II GZ Devices**

Symbol	Description	Typical	Unit
$C_{IOTB}$	Input capacitance on the top and bottom I/O pins	4	pF
$C_{IOLR}$	Input capacitance on the left and right I/O pins	4	pF
$C_{CLKTB}$	Input capacitance on the top and bottom non-dedicated clock input pins	4	pF
$C_{CLKLR}$	Input capacitance on the left and right non-dedicated clock input pins	4	pF
$C_{OUTFB}$	Input capacitance on the dual-purpose clock output and feedback pins	5	pF
$C_{CLK1}, C_{CLK3}, C_{CLK8},$ and $C_{CLK10}$	Input capacitance for dedicated clock input pins	2	pF

#### Internal Weak Pull-Up and Weak Pull-Down Resistors

Table 1–18 lists the weak pull-up and pull-down resistor values for Arria II GX devices.

**Table 1–18. Internal Weak Pull-up and Weak Pull-Down Resistors for Arria II GX Devices (Note 1)**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$R_{PU}$	Value of I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled.	$V_{CCIO} = 3.3 V \pm 5\% \text{ (2)}$	7	25	41	kΩ
		$V_{CCIO} = 3.0 V \pm 5\% \text{ (2)}$	7	28	47	kΩ
		$V_{CCIO} = 2.5 V \pm 5\% \text{ (2)}$	8	35	61	kΩ
		$V_{CCIO} = 1.8 V \pm 5\% \text{ (2)}$	10	57	108	kΩ
		$V_{CCIO} = 1.5 V \pm 5\% \text{ (2)}$	13	82	163	kΩ
		$V_{CCIO} = 1.2 V \pm 5\% \text{ (2)}$	19	143	351	kΩ
$R_{PD}$	Value of TCK pin pull-down resistor	$V_{CCIO} = 3.3 V \pm 5\%$	6	19	29	kΩ
		$V_{CCIO} = 3.0 V \pm 5\%$	6	22	32	kΩ
		$V_{CCIO} = 2.5 V \pm 5\%$	6	25	42	kΩ
		$V_{CCIO} = 1.8 V \pm 5\%$	7	35	70	kΩ
		$V_{CCIO} = 1.5 V \pm 5\%$	8	50	112	kΩ

**Notes to Table 1–18:**

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

**Table 1–23. Single-Ended I/O Standards for Arria II GZ Devices (Part 2 of 2)**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	2	-2
3.0-V PCI	2.85	3	3.15	—	0.3 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	3.6	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	—	0.35 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	—	0.1 × V <sub>CCIO</sub>	0.9 × V <sub>CCIO</sub>	1.5	-0.5

Table 1–24 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GX devices.

**Table 1–24. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GX Devices**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.47 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.53 × V <sub>CCIO</sub>	0.47 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.53 × V <sub>CCIO</sub>
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	0.85	0.9	0.95
HSTL-15 Class I, II	1.425	1.5	1.575	0.71	0.75	0.79	0.71	0.75	0.79
HSTL-12 Class I, II	1.14	1.2	1.26	0.48 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.52 × V <sub>CCIO</sub>	—	V <sub>CCIO</sub> /2	—

Table 1–25 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GZ devices.

**Table 1–25. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GZ Devices**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.51 × V <sub>CCIO</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.47 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.53 × V <sub>CCIO</sub>	0.47 × V <sub>CCIO</sub>	V <sub>REF</sub>	0.53 × V <sub>CCIO</sub>
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	V <sub>CCIO</sub> /2	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	—	V <sub>CCIO</sub> /2	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.53 × V <sub>CCIO</sub>	—	V <sub>CCIO</sub> /2	—

Table 1-35 lists the transceiver specifications for Arria II GZ devices.

**Table 1-35. Transceiver Specifications for Arria II GZ Devices (Part 1 of 5)**

Symbol/ Description	Conditions	-C3 and -I3 (1)			-C4 and -I4			Unit	
		Min	Typ	Max	Min	Typ	Max		
<b>Reference Clock</b>									
Supported I/O Standards	1.2-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS, and HCSL								
Input frequency from REFCLK input pins	—	50	—	697	50	—	637.5	MHz	
Phase frequency detector (CMU PLL and receiver CDR)	—	50	—	325	50	—	325	MHz	
Absolute $V_{MAX}$ for a REFCLK pin	—	—	—	1.6	—	—	1.6	V	
Operational $V_{MAX}$ for a REFCLK pin	—	—	—	1.5	—	—	1.5	V	
Absolute $V_{MIN}$ for a REFCLK pin	—	-0.4	—	—	-0.4	—	—	V	
Rise/fall time (2)	—	—	—	0.2	—	—	0.2	UI	
Duty cycle	—	45	—	55	45	—	55	%	
Peak-to-peak differential input voltage	—	200	—	1600	200	—	1600	mV	
Spread-spectrum modulating clock frequency	PCIe	30	—	33	30	—	33	kHz	
Spread-spectrum downspread	PCIe	—	0 to -0.5%	—	—	0 to -0.5%	—	—	
On-chip termination resistors	—	—	100	—	—	100	—	$\Omega$	
$V_{ICM}$ (AC coupled)	—	$1100 \pm 10\%$			$1100 \pm 10\%$			mV	
$V_{ICM}$ (DC coupled)	HCSL I/O standard for PCIe reference clock	250	—	550	250	—	550	mV	
Transmitter REFCLK Phase Noise	10 Hz	—	—	-50	—	—	-50	dBc/Hz	
	100 Hz	—	—	-80	—	—	-80	dBc/Hz	
	1 KHz	—	—	-110	—	—	-110	dBc/Hz	
	10 KHz	—	—	-120	—	—	-120	dBc/Hz	
	100 KHz	—	—	-120	—	—	-120	dBc/Hz	
	$\geq 1$ MHz	—	—	-130	—	—	-130	dBc/Hz	
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3)	10 KHz to 20 MHz	—	—	3	—	—	3	ps	
$R_{REF}$	—	—	$2000 \pm 1\%$	—	—	$2000 \pm 1\%$	—	$\Omega$	

**Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 2 of 5)**

Symbol/ Description	Conditions	–C3 and –I3 (1)			–C4 and –I4			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>Transceiver Clocks</b>								
Calibration block clock frequency (cal_blk_clk)	—	10	—	125	10	—	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	—	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/37.5 (4)	—	50	2.5/37.5 (4)	—	50	MHz
Delta time between reconfig_clks (5)	—	—	—	2	—	—	2	ms
Transceiver block minimum power-down (gxb_powerdown) pulse width	—	1	—	—	1	—	—	μs
<b>Receiver</b>								
Supported I/O Standards	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS							
Data rate (16)	—	600	—	6375	600	—	3750	Mbps
Absolute V <sub>MAX</sub> for a receiver pin (6)	—	—	—	1.6	—	—	1.6	V
Operational V <sub>MAX</sub> for a receiver pin	—	—	—	1.5	—	—	1.5	V
Absolute V <sub>MIN</sub> for a receiver pin	—	-0.4	—	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	V <sub>ICM</sub> = 0.82 V setting	—	—	2.7	—	—	2.7	V
	V <sub>ICM</sub> = 1.1 V setting (7)	—	—	1.6	—	—	1.6	V
Minimum differential eye opening at receiver serial input pins (8)	Data Rate = 600 Mbps to 5 Gbps Equalization = 0 DC gain = 0 dB	100	—	—	165	—	—	mV
	Data Rate > 5 Gbps Equalization = 0 DC gain = 0 dB	165	—	—	165	—	—	mV
V <sub>ICM</sub>	V <sub>ICM</sub> = 0.82 V setting	820 ± 10%			820 ± 10%			mV
	V <sub>ICM</sub> = 1.1 V setting (7)	1100 ± 10%			1100 ± 10%			mV

Table 1–37 lists the typical  $V_{OD}$  for TX term that equals  $100\ \Omega$  for Arria II GX and GZ devices.

**Table 1–37. Typical  $V_{OD}$  Setting, TX Termination =  $100\ \Omega$  for Arria II Devices**

Quartus II Setting	$V_{OD}$ Setting (mV)
1	400
2	600
3 (Arria II GZ)	700
4	800
5	900
6	1000
7	1200

Table 1–38 lists the typical transmitter pre-emphasis levels in dB for the first post tap under the following conditions: low-frequency data pattern (five 1s and five 0s) at 6.375 Gbps. The levels listed in Table 1–38 are a representation of possible pre-emphasis levels under these specified conditions only; the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria II GX HSSI HSPICE models.

**Table 1–38. Transmitter Pre-Emphasis Levels for Arria II GX Devices**

Arria II GX (Quartus II Software) First Post Tap Setting	Arria II GX (Quartus II Software) $V_{OD}$ Setting						
	1	2	4	5	6	7	Unit
0 (off)	0	0	0	0	0	0	—
1	0.7	0	0	0	0	0	dB
2	2.7	1.2	0.3	0	0	0	dB
3	4.9	2.4	1.2	0.8	0.5	0.2	dB
4	7.5	3.8	2.1	1.6	1.2	0.6	dB
5	—	5.3	3.1	2.4	1.8	1.1	dB
6	—	7	4.3	3.3	2.7	1.7	dB

**Table 1–39** lists typical transmitter pre-emphasis levels for Arria II GZ devices (in dB) for the first post tap under the following conditions (low-frequency data pattern [five 1s and five 0s] at 6.25 Gbps). The levels listed in **Table 1–39** are a representation of possible pre-emphasis levels under the specified conditions only and that the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the [Arria II HSSI HSPICE](#) models.

**Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 1 of 2)**

Pre- Emphasis 1st Post-Tap Setting	V <sub>OD</sub> Setting							
	0	1	2	3	4	5	6	7
0	0	0	0	0	0	0	0	0
1	N/A	0.7	0	0	0	0	0	0
2	N/A	1	0.3	0	0	0	0	0
3	N/A	1.5	0.6	0	0	0	0	0
4	N/A	2	0.7	0.3	0	0	0	0
5	N/A	2.7	1.2	0.5	0.3	0	0	0
6	N/A	3.1	1.3	0.8	0.5	0.2	0	0
7	N/A	3.7	1.8	1.1	0.7	0.4	0.2	0
8	N/A	4.2	2.1	1.3	0.9	0.6	0.3	0
9	N/A	4.9	2.4	1.6	1.2	0.8	0.5	0.2
10	N/A	5.4	2.8	1.9	1.4	1	0.7	0.3
11	N/A	6	3.2	2.2	1.7	1.2	0.9	0.4
12	N/A	6.8	3.5	2.6	1.9	1.4	1.1	0.6
13	N/A	7.5	3.8	2.8	2.1	1.6	1.2	0.6
14	N/A	8.1	4.2	3.1	2.3	1.7	1.3	0.7
15	N/A	8.8	4.5	3.4	2.6	1.9	1.5	0.8
16	N/A	N/A	4.9	3.7	2.9	2.2	1.7	0.9
17	N/A	N/A	5.3	4	3.1	2.4	1.8	1.1
18	N/A	N/A	5.7	4.4	3.4	2.6	2	1.2
19	N/A	N/A	6.1	4.7	3.6	2.8	2.2	1.4
20	N/A	N/A	6.6	5.1	4	3.1	2.4	1.5
21	N/A	N/A	7	5.4	4.3	3.3	2.7	1.7
22	N/A	N/A	8	6.1	4.8	3.8	3	2
23	N/A	N/A	9	6.8	5.4	4.3	3.4	2.3
24	N/A	N/A	10	7.6	6	4.8	3.9	2.6
25	N/A	N/A	11.4	8.4	6.8	5.4	4.4	3
26	N/A	N/A	12.6	9.4	7.4	5.9	4.9	3.3
27	N/A	N/A	N/A	10.3	8.1	6.4	5.3	3.6
28	N/A	N/A	N/A	11.3	8.8	7.1	5.8	4

**Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 2 of 2)**

Pre- Emphasis 1st Post-Tap Setting	V <sub>OD</sub> Setting							
	0	1	2	3	4	5	6	7
29	N/A	N/A	N/A	12.5	9.6	7.7	6.3	4.3
30	N/A	N/A	N/A	N/A	11.4	9	7.4	N/A
31	N/A	N/A	N/A	N/A	12.9	10	8.2	N/A

Table 1–40 lists the transceiver jitter specifications for all supported protocols for Arria II GX devices.

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 1 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
<b>SONET/SDH Transmit Jitter Generation (2)</b>														
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	—	—	0.01	UI
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	—	—	0.01	UI
<b>SONET/SDH Receiver Jitter Tolerance (2)</b>														
Jitter tolerance at 622.08 Mbps	Jitter frequency = 0.03 KHz Pattern = PRBS15	> 15			> 15			> 15			> 15			UI
	Jitter frequency = 25 KHZ Pattern = PRBS15	> 1.5			> 1.5			> 1.5			> 1.5			UI
	Jitter frequency = 250 KHz Pattern = PRBS15	> 0.15			> 0.15			> 0.15			> 0.15			UI

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (*Note 1*) (Part 2 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
Jitter tolerance at 2488.32 Mbps	Jitter frequency = 0.06 KHz Pattern = PRBS15	> 15			> 15			> 15			> 15			UI
	Jitter frequency = 100 KHz Pattern = PRBS15	> 1.5			> 1.5			> 1.5			> 1.5			UI
	Jitter frequency = 1 MHz Pattern = PRBS15	> 0.15			> 0.15			> 0.15			> 0.15			UI
	Jitter frequency = 10 MHz Pattern = PRBS15	> 0.15			> 0.15			> 0.15			> 0.15			UI
<b>XAU1 Transmit Jitter Generation (3)</b>														
Total jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.3	—	—	0.3	—	—	0.3	—	—	0.3	UI
Deterministic jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>XAU1 Receiver Jitter Tolerance (3)</b>														
Total jitter	—	> 0.65			> 0.65			> 0.65			> 0.65			UI
Deterministic jitter	—	> 0.37			> 0.37			> 0.37			> 0.37			UI
Peak-to-peak jitter	Jitter frequency = 22.1 KHz	> 8.5			> 8.5			> 8.5			> 8.5			UI
Peak-to-peak jitter	Jitter frequency = 1.875 MHz	> 0.1			> 0.1			> 0.1			> 0.1			UI
Peak-to-peak jitter	Jitter frequency = 20 MHz	> 0.1			> 0.1			> 0.1			> 0.1			UI
<b>PCIe Transmit Jitter Generation (4)</b>														
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	—	—	0.25	—	—	0.25	—	—	0.25	—	—	0.25	UI

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (*Note 1*) (Part 6 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 20 KHz  Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 1			> 1			> 1			> 1			UI
	Jitter frequency = 100 KHz  Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 0.2			> 0.2			> 0.2			> 0.2			UI
	Jitter frequency = 148.5 MHz  Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 0.2			> 0.2			> 0.2			> 0.2			UI

**SATA Transmit Jitter Generation (10)**

Total jitter at 1.5 Gbps (G1)	Compliance pattern	—	—	0.55	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 1.5 Gbps (G1)	Compliance pattern	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 3.0 Gbps (G2)	Compliance pattern	—	—	0.55	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 3.0 Gbps (G2)	Compliance pattern	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 6.0 Gbps (G3)	Compliance pattern	—	—	0.52	—	—	—	—	—	—	—	—	—	UI
Random jitter at 6.0 Gbps (G3)	Compliance pattern	—	—	0.18	—	—	—	—	—	—	—	—	—	UI

**SATA Receiver Jitter Tolerance (10)**

Total jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.65			> 0.65			> 0.65			> 0.65			UI
Deterministic jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.35			> 0.35			> 0.35			> 0.35			UI
SSC modulation frequency at 1.5 Gbps (G1)	Compliance pattern	33			33			33			33			kHz

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 7 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
SSC modulation deviation at 1.5 Gbps (G1)	Compliance pattern	5700			5700			5700			5700			ppm
RX differential skew at 1.5 Gbps (G1)	Compliance pattern	80			80			80			80			ps
RX AC common mode voltage at 1.5 Gbps (G1)	Compliance pattern	150			150			150			150			mV
Total jitter tolerance at 3.0 Gbps (G2)	Compliance pattern	> 0.65			> 0.65			> 0.65			> 0.65			UI
Deterministic jitter tolerance at 3.0 Gbps (G2)	Compliance pattern	> 0.35			> 0.35			> 0.35			> 0.35			UI
SSC modulation frequency at 3.0 Gbps (G2)	Compliance pattern	33			33			33			33			kHz
SSC modulation deviation at 3.0 Gbps (G2)	Compliance pattern	5700			5700			5700			5700			ppm
RX differential skew at 3.0 Gbps (G2)	Compliance pattern	75			75			75			75			ps
RX AC common mode voltage at 3.0 Gbps (G2)	Compliance pattern	150			150			150			150			mV
Total jitter tolerance at 6.0 Gbps (G3)	Compliance pattern	> 0.60			> 0.60			> 0.60			> 0.60			UI
Random jitter tolerance at 6.0 Gbps (G3)	Compliance pattern	> 0.18			> 0.18			> 0.18			> 0.18			UI
SSC modulation frequency at 6.0 Gbps (G3)	Compliance pattern	33			33			33			33			kHz
SSC modulation deviation at 6.0 Gbps (G3)	Compliance pattern	5700			5700			5700			5700			ppm
RX differential skew at 6.0 Gbps (G3)	Compliance pattern	30			30			30			30			ps
RX AC common mode voltage at 6.0 Gbps (G3)	Compliance pattern	100			100			100			100			mV

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 7 of 7)**

Symbol/ Description	Conditions	–C3 and –I3			–C4 and –I4			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>OBSAI Receiver Jitter Tolerance (15)</b>								
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.37			> 0.37		UI
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.55			> 0.55		UI
Sinusoidal jitter tolerance at 768 Mbps	Jitter frequency = 5.4 KHz Pattern = CJPAT		> 8.5			> 8.5		UI
	Jitter frequency = 460 MHz to 20 MHz Pattern = CJPAT		> 0.1			> 0.1		UI
Sinusoidal jitter tolerance at 1536 Mbps	Jitter frequency = 10.9 KHz Pattern = CJPAT		> 8.5			> 8.5		UI
	Jitter frequency = 921.6 MHz to 20 MHz Pattern = CJPAT		> 0.1			> 0.1		UI
Sinusoidal jitter tolerance at 3072 Mbps	Jitter frequency = 21.8 KHz Pattern = CJPAT		> 8.5			> 8.5		UI
	Jitter frequency = 1843.2 MHz to 20 MHz Pattern = CJPAT		> 0.1			> 0.1		UI

**Notes to Table 1–41:**

- (1) Dedicated `refclk` pins were used to drive the input reference clocks.
- (2) The jitter numbers are valid for the stated conditions only.
- (3) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (4) The jitter numbers for Fibre Channel are compliant to the FC-PI-4 Specification revision 6.10.
- (5) The Fibre Channel transmitter jitter generation numbers are compliant to the specification at the  $\delta_T$  inter operability point.
- (6) The Fibre Channel receiver jitter tolerance numbers are compliant to the specification at the  $\delta_R$  interpretability point.
- (7) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.
- (8) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.
- (9) Arria II GZ PCIe receivers are compliant to this specification provided the  $V_{TX-CM-DC-ACTIVEIDLE-DELTA}$  of the upstream transmitter is less than 50 mV.
- (10) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
- (11) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (12) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (13) The jitter numbers for Serial Attached SCSI (SAS) are compliant to the SAS-2.1 Specification.
- (14) The jitter numbers for CPRI are compliant to the CPRI Specification V3.0.
- (15) The jitter numbers for OBSAI are compliant to the OBSAI RP3 Specification V4.1.

**Table 1–44. PLL Specifications for Arria II GX Devices (Part 3 of 3)**

<b>Symbol</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$t_{CASC\_OUTJITTER\_PERIOD\_DEDCLK}$ <b>(6), (7)</b>	Period Jitter for dedicated clock output in cascaded PLLs ( $f_{OUT} \geq 100$ MHz)	—	—	425	ps (p-p)
	Period Jitter for dedicated clock output in cascaded PLLs ( $f_{OUT} \leq 100$ MHz)	—	—	42.5	mUI (p-p)

**Notes to Table 1–44:**

- (1)  $f_{IN}$  is limited by the I/O  $f_{MAX}$ .
- (2) The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (3) A high-input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean-clock source, which is less than 200 ps.
- (4)  $F_{REF}$  is  $f_{IN}/N$  when  $N = 1$ .
- (5) This specification is limited by the lower of the two: I/O  $f_{MAX}$  or  $f_{OUT}$  of the PLL.
- (6) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in [Table 1–62 on page 1–70](#).
- (7) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL:  $0.59$  MHz  $\leq$  Upstream PLL BW  $< 1$  MHz
  - b. Downstream PLL: Downstream PLL BW  $> 2$  MHz

[Table 1–45](#) lists the PLL specifications for Arria II GZ devices when operating in both the commercial junction temperature range (0° to 85°C) and the industrial junction temperature range (-40° to 100°C).

**Table 1–45. PLL Specifications for Arria II GZ Devices (Part 1 of 2)**

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$f_{IN}$	Input clock frequency (-3 speed grade)	5	—	717 (1)	MHz
	Input clock frequency (-4 speed grade)	5	—	717 (1)	MHz
$f_{INPFD}$	Input frequency to the PFD	5	—	325	MHz
$f_{VCO}$	PLL VCO operating range (-3 speed grade)	600	—	1,300	MHz
	PLL VCO operating range (-4 speed grade)	600	—	1,300	MHz
$t_{EINDUTY}$	Input clock or external feedback clock input duty cycle	40	—	60	%
$f_{OUT}$	Output frequency for internal global or regional clock (-3 speed grade)	—	—	700 (2)	MHz
	Output frequency for internal global or regional clock (-4 speed grade)	—	—	500 (2)	MHz
$f_{OUT\_EXT}$	Output frequency for external clock output (-3 speed grade)	—	—	717 (2)	MHz
	Output frequency for external clock output (-4 speed grade)	—	—	717 (2)	MHz
$t_{OUTDUTY}$	Duty cycle for external clock output (when set to 50%)	45	50	55	%
$t_{FCOMP}$	External feedback clock compensation time	—	—	10	ns
$t_{CONFIGPLL}$	Time required to reconfigure scan chain	—	3.5	—	scanclk cycles
$t_{CONFIGPHASE}$	Time required to reconfigure phase shift	—	1	—	scanclk cycles
$f_{SCANCLK}$	scanclk frequency	—	—	100	MHz
$t_{LOCK}$	Time required to lock from end-of-device configuration or de-assertion of areset	—	—	1	ms

**Table 1–45. PLL Specifications for Arria II GZ Devices (Part 2 of 2)**

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$t_{DLOCK}$	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	1	ms
$f_{CLBW}$	PLL closed-loop low bandwidth	—	0.3	—	MHz
	PLL closed-loop medium bandwidth	—	1.5	—	MHz
	PLL closed-loop high bandwidth (7)	—	4	—	MHz
$t_{PLL\_PSERR}$	Accuracy of PLL phase shift	—	—	$\pm 50$	ps
$t_{ARESET}$	Minimum pulse width on the <code>areset</code> signal	10	—	—	ns
$t_{INCCJ} \text{ (3), (4)}$	Input clock cycle to cycle jitter ( $F_{REF} \geq 100$ MHz)	—	—	0.15	UI (p-p)
	Input clock cycle to cycle jitter ( $F_{REF} < 100$ MHz)	—	—	$\pm 750$	ps (p-p)
$t_{OUTPJ\_DC} \text{ (5)}$	Period Jitter for dedicated clock output ( $F_{OUT} \geq 100$ MHz)	—	—	175	ps (p-p)
	Period Jitter for dedicated clock output ( $F_{OUT} < 100$ MHz)	—	—	17.5	mUI (p-p)
$t_{OUTCCJ\_DC} \text{ (5)}$	Cycle to Cycle Jitter for dedicated clock output ( $F_{OUT} \geq 100$ MHz)	—	—	175	ps (p-p)
	Cycle to Cycle Jitter for dedicated clock output ( $F_{OUT} < 100$ MHz)	—	—	17.5	mUI (p-p)
$t_{OUTPJ\_IO} \text{ (5), (8)}$	Period Jitter for clock output on regular I/O ( $F_{OUT} \geq 100$ MHz)	—	—	600	ps (p-p)
	Period Jitter for clock output on regular I/O ( $F_{OUT} < 100$ MHz)	—	—	60	mUI (p-p)
$t_{OUTCCJ\_IO} \text{ (5), (8)}$	Cycle to Cycle Jitter for clock output on regular I/O ( $F_{OUT} \geq 100$ MHz)	—	—	600	ps (p-p)
	Cycle to Cycle Jitter for clock output on regular I/O ( $F_{OUT} < 100$ MHz)	—	—	60	mUI (p-p)
$t_{CASC\_OUTPJ\_DC} \text{ (5), (6)}$	Period Jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \geq 100$ MHz)	—	—	250	ps (p-p)
	Period Jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} < 100$ MHz)	—	—	25	mUI (p-p)
$f_{DRIFT}$	Frequency drift after PFDENA is disabled for duration of 100 us	—	—	$\pm 10$	%

**Notes to Table 1–45:**

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) This specification is limited by the lower of the two: I/O  $F_{MAX}$  or  $F_{OUT}$  of the PLL.
- (3) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 120 ps.
- (4)  $F_{REF}$  is  $f_{IN/N}$  when  $N = 1$ .
- (5) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in [Table 1–64 on page 1–71](#).
- (6) The cascaded PLL specification is only applicable with the following condition:
  - a. Upstream PLL:  $0.59$  MHz  $\leq$  Upstream PLL BW  $< 1$  MHz
  - b. Downstream PLL: Downstream PLL BW  $> 2$  MHz
- (7) High bandwidth PLL settings are not supported in external feedback mode.
- (8) External memory interface clock output jitter specifications use a different measurement method, which is available in [Table 1–63 on page 1–71](#).

**Table 1–53. High-Speed I/O Specifications for Arria II GX Devices (Part 2 of 4)**

<b>Symbol</b>	<b>Conditions</b>	<b>I3</b>		<b>C4</b>		<b>C5,I5</b>		<b>C6</b>		<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
<b>Transmitter</b>										
$f_{HSDR\_TX}$ (true LVDS output data rate)	SERDES factor, J = 3 to 10 (using dedicated SERDES)	150	1250 (2)	150	1250 (2)	150	1050 (2)	150	840	Mbps
	SERDES factor, J = 4 to 10 (using logic elements as SERDES)	(3)	945	(3)	945	(3)	840	(3)	740	Mbps
	SERDES factor, J = 2 (using DDR registers) and J = 1 (using SDR register)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	(3)	Mbps
$f_{HSDR\_TX\_E3R}$ (emulated LVDS_E_3R output data rate) (7)	SERDES factor, J = 4 to 10	(3)	945	(3)	945	(3)	840	(3)	740	Mbps

**Table 1–55. DPA Lock Time Specifications for Arria II Devices (Note 1), (2), (3)**

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions (4)	Maximum
SPI-4	00000000001111111111	2	128	640 data transitions
Parallel Rapid I/O	00001111	2	128	640 data transitions
	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
	01010101	8	32	640 data transitions

**Notes to Table 1–55:**

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in the table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 1–5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at a data rate less than 1.25 Gbps and all the Arria II GX devices.

**Figure 1–5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for All Arria II GX Devices and for Arria II GZ Devices at a Data Rate less than 1.25 Gbps**




Table 1–60 lists the DQS phase shift error for Arria II GX devices.

**Table 1–60. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Arria II GX Devices (Note 1)**

Number of DQS Delay Buffer	C4	I3, C5, I5	C6	Unit
1	26	30	36	ps
2	52	60	72	ps
3	78	90	108	ps
4	104	120	144	ps

**Note to Table 1–60:**

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a C4 speed grade is  $\pm 78$  ps or  $\pm 39$  ps.

Table 1–61 lists the DQS phase shift error for Arria II GZ devices.

**Table 1–61. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Arria II GZ Devices (Note 1)**

Number of DQS Delay Buffer	-3	-4	Unit
1	28	30	ps
2	56	60	ps
3	84	90	ps
4	112	120	ps

**Note to Table 1–61:**

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a 3 speed grade is  $\pm 84$  ps or  $\pm 42$  ps.

Table 1–62 lists the memory output clock jitter specifications for Arria II GX devices.

**Table 1–62. Memory Output Clock Jitter Specification for Arria II GX Devices (Note 1), (2), (3)**

Parameter	Clock Network	Symbol	-4		-5		-6		Unit
			Min	Max	Min	Max	Min	Max	
Clock period jitter	Global	$t_{JIT(per)}$	-100	100	-125	125	-125	125	ps
Cycle-to-cycle period jitter	Global	$t_{JIT(cc)}$	-200	200	-250	250	-250	250	ps
Duty cycle jitter	Global	$t_{JIT(duty)}$	-100	100	-125	125	-125	125	ps

**Notes to Table 1–62:**

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.  
(2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL output routed on a global clock network.  
(3) The memory output clock jitter stated in Table 1–62 is applicable when an input jitter of 30 ps is applied.

Table 1–63 lists the memory output clock jitter specifications for Arria II GZ devices.

**Table 1–63. Memory Output Clock Jitter Specification for Arria II GZ Devices (Note 1), (2), (3)**

Parameter	Clock Network	Symbol	-3		-4		Unit
			Min	Max	Min	Max	
Clock period jitter	Regional	$t_{JIT(per)}$	-55	55	-55	55	ps
Cycle-to-cycle period jitter	Regional	$t_{JIT(cc)}$	-110	110	-110	110	ps
Duty cycle jitter	Regional	$t_{JIT(duty)}$	-82.5	82.5	-82.5	82.5	ps
Clock period jitter	Global	$t_{JIT(per)}$	-82.5	82.5	-82.5	82.5	ps
Cycle-to-cycle period jitter	Global	$t_{JIT(cc)}$	-165	165	-165	165	ps
Duty cycle jitter	Global	$t_{JIT(duty)}$	-90	90	-90	90	ps

**Notes to Table 1–63:**

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.
- (2) The clock jitter specification applies to memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a regional or global clock network as specified. Altera recommends using regional clock networks whenever possible.
- (3) The memory output clock jitter stated in Table 1–63 is applicable when an input jitter of 30 ps is applied.

## Duty Cycle Distortion (DCD) Specifications

Table 1–64 lists the worst-case DCD specifications for Arria II GX devices.

**Table 1–64. Duty Cycle Distortion on I/O Pins for Arria II GX Devices (Note 1)**

Symbol	C4		I3, C5, I5		C6		Unit
	Min	Max	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	45	55	%

**Note to Table 1–64:**

- (1) The DCD specification applies to clock outputs from the PLL, global clock tree, IOE driving dedicated, and general purpose I/O pins.

Table 1–65 lists the worst-case DCD specifications for Arria II GZ devices.

**Table 1–65. Duty Cycle Distortion on I/O Pins for Arria II GZ Devices (Note 1)**

Symbol	C3, I3		C4, I4		Unit
	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	%

**Note to Table 1–65:**

- (1) The DCD specification applies to clock outputs from the PLL, global clock tree, IOE driving dedicated, and general purpose I/O pins.