

Welcome to E-XFL.COM

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 10260 |
| Number of Logic Elements/Cells | 244188 |
| Total RAM Bits | 12038144 |
| Number of I/O | 372 |
| Number of Gates | - |
| Voltage - Supply | 0.87V ~ 0.93V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 780-BBGA, FCBGA |
| Supplier Device Package | 780-FBGA (29x29) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep2agx260ef29c5 |

Table 1–2. Absolute Maximum Ratings for Arria II GZ Devices (Part 2 of 2)

| Symbol | Description | Minimum | Maximum | Unit |
|--------------------------------|---|----------------|----------------|-------------|
| V_{CCA_L} | Supplies transceiver high voltage power (left side) | -0.5 | 3.75 | V |
| V_{CCA_R} | Supplies transceiver high voltage power (right side) | -0.5 | 3.75 | V |
| V_{CHIP_L} | Supplies transceiver HIP digital power (left side) | -0.5 | 1.35 | V |
| V_{CCR_L} | Supplies receiver power (left side) | -0.5 | 1.35 | V |
| V_{CCR_R} | Supplies receiver power (right side) | -0.5 | 1.35 | V |
| V_{CCT_L} | Supplies transmitter power (left side) | -0.5 | 1.35 | V |
| V_{CCT_R} | Supplies transmitter power (right side) | -0.5 | 1.35 | V |
| V_{CCL_GXBLn} <i>(1)</i> | Supplies power to the transceiver PMA TX, PMA RX, and clocking (left side) | -0.5 | 1.35 | V |
| V_{CCL_GXBRn} <i>(1)</i> | Supplies power to the transceiver PMA TX, PMA RX, and clocking (right side) | -0.5 | 1.35 | V |
| V_{CCH_GXBLn} <i>(1)</i> | Supplies power to the transceiver PMA output (TX) buffer (left side) | -0.5 | 1.8 | V |
| V_{CCH_GXBRn} <i>(1)</i> | Supplies power to the transceiver PMA output (TX) buffer (right side) | -0.5 | 1.8 | V |
| T_J | Operating junction temperature | -55 | 125 | °C |
| T_{STG} | Storage temperature (no bias) | -65 | 150 | °C |

Note to Table 1–2:

(1) n = 0, 1, or 2.

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in [Table 1–3](#) and undershoot to -2.0 V for magnitude of currents less than 100 mA and periods shorter than 20 ns.

[Table 1–3](#) lists the Arria II GX and GZ maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the device lifetime. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 5.41% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 5.41/10ths of a year.

Table 1–3. Maximum Allowed Overshoot During Transitions for Arria II Devices

| Symbol | Description | Condition (V) | Overshoot Duration as % of High Time | Unit |
|---------------------|--------------------|----------------------|---|-------------|
| V _I (AC) | AC Input Voltage | 4.0 | 100.000 | % |
| | | 4.05 | 79.330 | % |
| | | 4.1 | 46.270 | % |
| | | 4.15 | 27.030 | % |
| | | 4.2 | 15.800 | % |
| | | 4.25 | 9.240 | % |
| | | 4.3 | 5.410 | % |
| | | 4.35 | 3.160 | % |
| | | 4.4 | 1.850 | % |
| | | 4.45 | 1.080 | % |
| | | 4.5 | 0.630 | % |
| | | 4.55 | 0.370 | % |
| | | 4.6 | 0.220 | % |

Maximum Allowed I/O Operating Frequency

Table 1–4 lists the maximum allowed I/O operating frequency for Arria II GX I/Os using the specified I/O standards to ensure device reliability.

Table 1–4. Maximum Allowed I/O Operating Frequency for Arria II GX Devices

| I/O Standard | I/O Frequency (MHz) |
|---------------------------------------|----------------------------|
| HSTL-18 and HSTL-15 | 333 |
| SSTL -15 | 400 |
| SSTL-18 | 333 |
| 2.5-V LVCMOS | 260 |
| 3.3-V and 3.0-V LVTTL | 250 |
| 3.3-V, 3.0-V, 1.8-V, and 1.5-V LVCMOS | |
| PCI and PCI-X | |
| SSTL-2 | 200 |
| 1.2-V LVCMOS HSTL-12 | |

Table 1–17 lists the pin capacitance for Arria II GZ devices.

Table 1–17. Pin Capacitance for Arria II GZ Devices

| Symbol | Description | Typical | Unit |
|--|--|---------|------|
| C_{IOTB} | Input capacitance on the top and bottom I/O pins | 4 | pF |
| C_{IOLR} | Input capacitance on the left and right I/O pins | 4 | pF |
| C_{CLKTB} | Input capacitance on the top and bottom non-dedicated clock input pins | 4 | pF |
| C_{CLKLR} | Input capacitance on the left and right non-dedicated clock input pins | 4 | pF |
| C_{OUTFB} | Input capacitance on the dual-purpose clock output and feedback pins | 5 | pF |
| $C_{CLK1}, C_{CLK3}, C_{CLK8},$ and C_{CLK10} | Input capacitance for dedicated clock input pins | 2 | pF |

Internal Weak Pull-Up and Weak Pull-Down Resistors

Table 1–18 lists the weak pull-up and pull-down resistor values for Arria II GX devices.

Table 1–18. Internal Weak Pull-up and Weak Pull-Down Resistors for Arria II GX Devices (Note 1)

| Symbol | Description | Conditions | Min | Typ | Max | Unit |
|----------|---|--|-----|-----|-----|------|
| R_{PU} | Value of I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled. | $V_{CCIO} = 3.3 V \pm 5\% \text{ (2)}$ | 7 | 25 | 41 | kΩ |
| | | $V_{CCIO} = 3.0 V \pm 5\% \text{ (2)}$ | 7 | 28 | 47 | kΩ |
| | | $V_{CCIO} = 2.5 V \pm 5\% \text{ (2)}$ | 8 | 35 | 61 | kΩ |
| | | $V_{CCIO} = 1.8 V \pm 5\% \text{ (2)}$ | 10 | 57 | 108 | kΩ |
| | | $V_{CCIO} = 1.5 V \pm 5\% \text{ (2)}$ | 13 | 82 | 163 | kΩ |
| | | $V_{CCIO} = 1.2 V \pm 5\% \text{ (2)}$ | 19 | 143 | 351 | kΩ |
| R_{PD} | Value of TCK pin pull-down resistor | $V_{CCIO} = 3.3 V \pm 5\%$ | 6 | 19 | 29 | kΩ |
| | | $V_{CCIO} = 3.0 V \pm 5\%$ | 6 | 22 | 32 | kΩ |
| | | $V_{CCIO} = 2.5 V \pm 5\%$ | 6 | 25 | 42 | kΩ |
| | | $V_{CCIO} = 1.8 V \pm 5\%$ | 7 | 35 | 70 | kΩ |
| | | $V_{CCIO} = 1.5 V \pm 5\%$ | 8 | 50 | 112 | kΩ |

Notes to Table 1–18:

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins. The weak pull-down feature is only available for JTAG TCK.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

Table 1–23. Single-Ended I/O Standards for Arria II GZ Devices (Part 2 of 2)

| I/O Standard | V _{CCIO} (V) | | | V _{IL} (V) | | V _{IH} (V) | | V _{OL} (V) | V _{OH} (V) | I _{OL} (mA) | I _{OH} (mA) |
|--------------|-----------------------|-----|------|---------------------|--------------------------|--------------------------|-------------------------|--------------------------|--------------------------|----------------------|----------------------|
| | Min | Typ | Max | Min | Max | Min | Max | Max | Min | | |
| 1.2 V | 1.14 | 1.2 | 1.26 | -0.3 | 0.35 × V _{CCIO} | 0.65 × V _{CCIO} | V _{CCIO} + 0.3 | 0.25 × V _{CCIO} | 0.75 × V _{CCIO} | 2 | -2 |
| 3.0-V PCI | 2.85 | 3 | 3.15 | — | 0.3 × V _{CCIO} | 0.5 × V _{CCIO} | 3.6 | 0.1 × V _{CCIO} | 0.9 × V _{CCIO} | 1.5 | -0.5 |
| 3.0-V PCI-X | 2.85 | 3 | 3.15 | — | 0.35 × V _{CCIO} | 0.5 × V _{CCIO} | — | 0.1 × V _{CCIO} | 0.9 × V _{CCIO} | 1.5 | -0.5 |

Table 1–24 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GX devices.

Table 1–24. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GX Devices

| I/O Standard | V _{CCIO} (V) | | | V _{REF} (V) | | | V _{TT} (V) | | |
|---------------------|-----------------------|-----|-------|--------------------------|-------------------------|--------------------------|--------------------------|-------------------------|--------------------------|
| | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.49 × V _{CCIO} | 0.5 × V _{CCIO} | 0.51 × V _{CCIO} | V _{REF} - 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 | V _{REF} - 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.47 × V _{CCIO} | 0.5 × V _{CCIO} | 0.53 × V _{CCIO} | 0.47 × V _{CCIO} | 0.5 × V _{CCIO} | 0.53 × V _{CCIO} |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | 0.85 | 0.9 | 0.95 |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.71 | 0.75 | 0.79 | 0.71 | 0.75 | 0.79 |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.48 × V _{CCIO} | 0.5 × V _{CCIO} | 0.52 × V _{CCIO} | — | V _{CCIO} /2 | — |

Table 1–25 lists the single-ended SSTL and HSTL I/O reference voltage specifications for Arria II GZ devices.

Table 1–25. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications for Arria II GZ Devices

| I/O Standard | V _{CCIO} (V) | | | V _{REF} (V) | | | V _{TT} (V) | | |
|---------------------|-----------------------|-----|-------|--------------------------|-------------------------|--------------------------|--------------------------|----------------------|--------------------------|
| | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| SSTL-2 Class I, II | 2.375 | 2.5 | 2.625 | 0.49 × V _{CCIO} | 0.5 × V _{CCIO} | 0.51 × V _{CCIO} | V _{REF} - 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 | V _{REF} - 0.04 | V _{REF} | V _{REF} + 0.04 |
| SSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.47 × V _{CCIO} | 0.5 × V _{CCIO} | 0.53 × V _{CCIO} | 0.47 × V _{CCIO} | V _{REF} | 0.53 × V _{CCIO} |
| HSTL-18 Class I, II | 1.71 | 1.8 | 1.89 | 0.85 | 0.9 | 0.95 | — | V _{CCIO} /2 | — |
| HSTL-15 Class I, II | 1.425 | 1.5 | 1.575 | 0.68 | 0.75 | 0.9 | — | V _{CCIO} /2 | — |
| HSTL-12 Class I, II | 1.14 | 1.2 | 1.26 | 0.47 × V _{CCIO} | 0.5 × V _{CCIO} | 0.53 × V _{CCIO} | — | V _{CCIO} /2 | — |

Table 1–33 lists the differential I/O standard specifications for Arria II GZ devices.

Table 1–33. Differential I/O Standard Specifications for Arria II GZ Devices (Note 1)

| I/O Standard (2) | V_{CCIO} (V) | | | V_{ID} (mV) | | | $V_{ICM(DC)}$ (V) | | V_{OD} (V) (3) | | | V_{OCM} (V) (3) | | |
|------------------|----------------|-----|-------|---------------|-------------------|-----|-------------------|-------------------|------------------|-----|-----|-------------------|------|-------|
| | Min | Typ | Max | Min | Cond. | Max | Min | Max | Min | Typ | Max | Min | Typ | Max |
| 2.5 V LVDS (HIO) | 2.375 | 2.5 | 2.625 | 100 | $V_{CM} = 1.25$ V | — | 0.05 | 1.8 | 0.247 | — | 0.6 | 1.125 | 1.25 | 1.375 |
| 2.5 V LVDS (VIO) | 2.375 | 2.5 | 2.625 | 100 | $V_{CM} = 1.25$ V | — | 0.05 | 1.8 | 0.247 | — | 0.6 | 1 | 1.25 | 1.5 |
| RSDS (HIO) | 2.375 | 2.5 | 2.625 | 100 | $V_{CM} = 1.25$ V | — | 0.3 | 1.4 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.4 |
| RSDS (VIO) | 2.375 | 2.5 | 2.625 | 100 | $V_{CM} = 1.25$ V | — | 0.3 | 1.4 | 0.1 | 0.2 | 0.6 | 0.5 | 1.2 | 1.5 |
| Mini-LVDS (HIO) | 2.375 | 2.5 | 2.625 | 200 | — | 600 | 0.4 | 1.32 ₅ | 0.25 | — | 0.6 | 1 | 1.2 | 1.4 |
| Mini-LVDS (VIO) | 2.375 | 2.5 | 2.625 | 200 | — | 600 | 0.4 | 1.32 ₅ | 0.25 | — | 0.6 | 1 | 1.2 | 1.5 |
| LVPECL | 2.375 | 2.5 | 2.625 | 300 | — | — | 0.6 | 1.8 | — | — | — | — | — | — |
| BLVDS (4) | 2.375 | 2.5 | 2.625 | 100 | — | — | — | — | — | — | — | — | — | — |

Notes to Table 1–33:

- (1) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–21.
- (2) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (3) R_L range: $90 \leq RL \leq 110 \Omega$.
- (4) There are no fixed V_{ICM} , V_{OD} , and V_{OCM} specifications for BLVDS. These specifications depend on the system topology.

Power Consumption for the Arria II Device Family

Altera offers two ways to estimate power for a design:

- Using the Microsoft Excel-based Early Power Estimator
- Using the Quartus® II PowerPlay Power Analyzer feature

The interactive Microsoft Excel-based Early Power Estimator is typically used prior to designing the FPGA in order to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, when combined with detailed circuit models, can yield very accurate power estimates.

 For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 4 of 7)

| Symbol/ Description | Condition | I3 | | | C4 | | | C5 and I5 | | | C6 | | | Unit |
|---|--------------------------------------|---|------|-----|-----|------|-----|-----------|------|-----|-----|------|-----|---------------|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | |
| Minimum peak-to-peak differential input voltage V_{ID} (diff p-p) | — | 100 | — | — | 100 | — | — | 100 | — | — | 100 | — | — | mV |
| V_{ICM} | $V_{ICM} = 0.82\text{ V}$ setting | — | 820 | — | — | 820 | — | — | 820 | — | — | 820 | — | mV |
| | $V_{ICM} = 1.1\text{ V}$ setting (7) | — | 1100 | — | — | 1100 | — | — | 1100 | — | — | 1100 | — | mV |
| Differential on-chip termination resistors | 100- Ω setting | — | 100 | — | — | 100 | — | — | 100 | — | — | 100 | — | Ω |
| Return loss differential mode | PCIe | 50 MHz to 1.25 GHz: -10dB | | | | | | | | | | | | |
| | XAUI | 100 MHz to 2.5 GHz: -10dB | | | | | | | | | | | | |
| Return loss common mode | PCIe | 50 MHz to 1.25 GHz: -6dB | | | | | | | | | | | | |
| | XAUI | 100 MHz to 2.5 GHz: -6dB | | | | | | | | | | | | |
| Programmable PPM detector (8) | — | $\pm 62.5, 100, 125, 200,$ $250, 300, 500, 1000$ | | | | | | | | | | | | ppm |
| Run length | — | — | 80 | — | — | 80 | — | — | 80 | — | — | 80 | — | UI |
| Programmable equalization | — | — | — | 7 | — | — | 7 | — | — | 7 | — | — | 7 | dB |
| Signal detect/loss threshold | PCIe Mode | 65 | — | 175 | 65 | — | 175 | 65 | — | 175 | 65 | — | 175 | mV |
| CDR LTR time (9) | — | — | — | 75 | — | — | 75 | — | — | 75 | — | — | 75 | μs |
| CDR minimum T1b (10) | — | 15 | — | — | 15 | — | — | 15 | — | — | 15 | — | — | μs |

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 2 of 5)

| Symbol/ Description | Conditions | –C3 and –I3 (1) | | | –C4 and –I4 | | | Unit |
|--|--|-----------------|-----|------|--------------|-----|------|------|
| | | Min | Typ | Max | Min | Typ | Max | |
| Transceiver Clocks | | | | | | | | |
| Calibration block clock frequency (cal_blk_clk) | — | 10 | — | 125 | 10 | — | 125 | MHz |
| fixedclk clock frequency | PCIe Receiver Detect | — | 125 | — | — | 125 | — | MHz |
| reconfig_clk clock frequency | Dynamic reconfiguration clock frequency | 2.5/37.5 (4) | — | 50 | 2.5/37.5 (4) | — | 50 | MHz |
| Delta time between reconfig_clks (5) | — | — | — | 2 | — | — | 2 | ms |
| Transceiver block minimum power-down (gxb_powerdown) pulse width | — | 1 | — | — | 1 | — | — | μs |
| Receiver | | | | | | | | |
| Supported I/O Standards | 1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS | | | | | | | |
| Data rate (16) | — | 600 | — | 6375 | 600 | — | 3750 | Mbps |
| Absolute V _{MAX} for a receiver pin (6) | — | — | — | 1.6 | — | — | 1.6 | V |
| Operational V _{MAX} for a receiver pin | — | — | — | 1.5 | — | — | 1.5 | V |
| Absolute V _{MIN} for a receiver pin | — | -0.4 | — | — | -0.4 | — | — | V |
| Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration | — | — | — | 1.6 | — | — | 1.6 | V |
| Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after device configuration | V _{ICM} = 0.82 V setting | — | — | 2.7 | — | — | 2.7 | V |
| | V _{ICM} = 1.1 V setting (7) | — | — | 1.6 | — | — | 1.6 | V |
| Minimum differential eye opening at receiver serial input pins (8) | Data Rate = 600 Mbps to 5 Gbps Equalization = 0 DC gain = 0 dB | 100 | — | — | 165 | — | — | mV |
| | Data Rate > 5 Gbps Equalization = 0 DC gain = 0 dB | 165 | — | — | 165 | — | — | mV |
| V _{ICM} | V _{ICM} = 0.82 V setting | 820 ± 10% | | | 820 ± 10% | | | mV |
| | V _{ICM} = 1.1 V setting (7) | 1100 ± 10% | | | 1100 ± 10% | | | mV |

Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 3 of 5)

| Symbol/ Description | Conditions | –C3 and –I3 (1) | | | –C4 and –I4 | | | Unit | | |
|--|--|---|-----|---------------|-------------|----------|-------|----------------------|--|--|
| | | Min | Typ | Max | Min | Typ | Max | | | |
| Receiver DC Coupling Support | — | For more information about receiver DC coupling support, refer to the “DC-Coupled Links” section in the <i>Transceiver Architecture for Arria II Devices</i> chapter. | | | | | | — | | |
| Differential on-chip termination resistors | 85- Ω setting | 85 \pm 20% | | 85 \pm 20% | | Ω | | Ω | | |
| | 100- Ω setting | 100 \pm 20% | | 100 \pm 20% | | Ω | | | | |
| | 120- Ω setting | 120 \pm 20% | | 120 \pm 20% | | Ω | | | | |
| | 150- Ω setting | 150 \pm 20% | | 150 \pm 20% | | Ω | | | | |
| Differential and common mode return loss | PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, SRIO SR/LR, CPRI LV/HV, OBSAI, SATA | Compliant | | | | | | — | | |
| Programmable PPM detector (9) | — | \pm 62.5, 100, 125, 200, 250, 300, 500, 1,000 | | | | | | ppm | | |
| Run length | — | — | — | 200 | — | — | 200 | UI | | |
| Programmable equalization | — | — | — | 16 | — | — | 16 | dB | | |
| t _{LTR} (10) | — | — | — | 75 | — | — | 75 | μ s | | |
| t _{LTD_Manual} (11) | — | 15 | — | — | 15 | — | — | μ s | | |
| t _{LTD_Manual} (12) | — | — | — | 4000 | — | — | 4000 | ns | | |
| t _{LTD_Auto} (13) | — | — | — | 4000 | — | — | 4000 | ns | | |
| Receiver CDR 3 dB Bandwidth in lock-to-data (LTD) mode | PCIe Gen1 | 2.0 - 3.5 | | | | | | MHz | | |
| | PCIe Gen2 | 40 - 65 | | | | | | MHz | | |
| | (OIF) CEI PHY at 6.375 Gbps | 20 - 35 | | | | | | MHz | | |
| | XAUI | 10 - 18 | | | | | | MHz | | |
| | SRIO 1.25 Gbps | 10 - 18 | | | | | | MHz | | |
| | SRIO 2.5 Gbps | 10 - 18 | | | | | | MHz | | |
| | SRIO 3.125 Gbps | 6 - 10 | | | | | | MHz | | |
| | GIGE | 6 - 10 | | | | | | MHz | | |
| | SONET OC12 | 3 - 6 | | | | | | MHz | | |
| | SONET OC48 | 14 - 19 | | | | | | MHz | | |
| Receiver buffer and CDR offset cancellation time (per channel) | — | — | — | 17000 | — | — | 17000 | recon fig_clk cycles | | |
| Programmable DC gain | DC Gain Setting = 0 | — | 0 | — | — | 0 | — | dB | | |
| | DC Gain Setting = 1 | — | 3 | — | — | 3 | — | dB | | |
| | DC Gain Setting = 2 | — | 6 | — | — | 6 | — | dB | | |

Figure 1-1 shows the lock time parameters in manual mode.

 LTD = lock-to-data. LTR = lock-to-reference.

Figure 1-1. Lock Time Parameters for Manual Mode




Figure 1-2 shows the lock time parameters in automatic mode.

Figure 1-2. Lock Time Parameters for Automatic Mode




Figure 1–3 shows the differential receiver input waveform.

Figure 1–3. Receiver Input Waveform




Figure 1–4 shows the transmitter output waveform.

Figure 1–4. Transmitter Output Waveform




Table 1–36 lists the typical V_{OD} for TX term that equals 85 Ω for Arria II GZ devices.

Table 1–36. Typical V_{OD} Setting, TX Term = 85 Ω for Arria II GZ Devices

| Symbol | V_{OD} Setting (mV) | | | | | | | |
|---|---|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| V_{OD} differential peak-to-peak Typical (mV) | $170 \pm 20\%$ | $340 \pm 20\%$ | $510 \pm 20\%$ | $595 \pm 20\%$ | $680 \pm 20\%$ | $765 \pm 20\%$ | $850 \pm 20\%$ | $1020 \pm 20\%$ |

Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (*Note 1*) (Part 4 of 10)

| Symbol/ Description | Conditions | I3 | | | C4 | | | C5, I5 | | | C6 | | | Unit |
|---|---|--------|-----|-------|--------|-----|-------|--------|-----|-------|--------|-----|-------|------|
| | | Min | Typ | Max | |
| Total jitter (peak-to-peak) | Pattern = CRPAT | — | — | 0.279 | — | — | 0.279 | — | — | 0.279 | — | — | 0.279 | UI |
| GIGE Receiver Jitter Tolerance (6) | | | | | | | | | | | | | | |
| Deterministic jitter tolerance (peak-to-peak) | Pattern = CJPAT | > 0.4 | | | > 0.4 | | | > 0.4 | | | > 0.4 | | | UI |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Pattern = CJPAT | > 0.66 | | | > 0.66 | | | > 0.66 | | | > 0.66 | | | UI |
| HiGig Transmit Jitter Generation (7) | | | | | | | | | | | | | | |
| Deterministic jitter (peak-to-peak) | Data rate = 3.75 Gbps Pattern = CJPAT | — | — | 0.17 | — | — | 0.17 | — | — | — | — | — | — | UI |
| Total jitter (peak-to-peak) | Data rate = 3.75 Gbps Pattern = CJPAT | — | — | 0.35 | — | — | 0.35 | — | — | — | — | — | — | UI |
| HiGig Receiver Jitter Tolerance (7) | | | | | | | | | | | | | | |
| Deterministic jitter tolerance (peak-to-peak) | Data rate = 3.75 Gbps Pattern = CJPAT | > 0.37 | | | > 0.37 | | | — | — | — | — | — | — | UI |
| Combined deterministic and random jitter tolerance (peak-to-peak) | Data rate = 3.75 Gbps Pattern = CJPAT | > 0.65 | | | > 0.65 | | | — | — | — | — | — | — | UI |
| Sinusoidal jitter tolerance (peak-to-peak) | Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT | > 8.5 | | | > 8.5 | | | — | — | — | — | — | — | UI |
| | Jitter frequency = 1.875MHz Data rate = 3.75 Gbps Pattern = CJPAT | > 0.1 | | | > 0.1 | | | — | — | — | — | — | — | UI |
| | Jitter frequency = 20 MHz Data rate = 3.75 Gbps Pattern = CJPAT | > 0.1 | | | > 0.1 | | | — | — | — | — | — | — | UI |

Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (*Note 1*) (Part 7 of 10)

| Symbol/ Description | Conditions | I3 | | | C4 | | | C5, I5 | | | C6 | | | Unit |
|---|--------------------|--------|-----|-----|--------|-----|-----|--------|-----|-----|--------|-----|-----|------|
| | | Min | Typ | Max | |
| SSC modulation deviation at 1.5 Gbps (G1) | Compliance pattern | 5700 | | | 5700 | | | 5700 | | | 5700 | | | ppm |
| RX differential skew at 1.5 Gbps (G1) | Compliance pattern | 80 | | | 80 | | | 80 | | | 80 | | | ps |
| RX AC common mode voltage at 1.5 Gbps (G1) | Compliance pattern | 150 | | | 150 | | | 150 | | | 150 | | | mV |
| Total jitter tolerance at 3.0 Gbps (G2) | Compliance pattern | > 0.65 | | | > 0.65 | | | > 0.65 | | | > 0.65 | | | UI |
| Deterministic jitter tolerance at 3.0 Gbps (G2) | Compliance pattern | > 0.35 | | | > 0.35 | | | > 0.35 | | | > 0.35 | | | UI |
| SSC modulation frequency at 3.0 Gbps (G2) | Compliance pattern | 33 | | | 33 | | | 33 | | | 33 | | | kHz |
| SSC modulation deviation at 3.0 Gbps (G2) | Compliance pattern | 5700 | | | 5700 | | | 5700 | | | 5700 | | | ppm |
| RX differential skew at 3.0 Gbps (G2) | Compliance pattern | 75 | | | 75 | | | 75 | | | 75 | | | ps |
| RX AC common mode voltage at 3.0 Gbps (G2) | Compliance pattern | 150 | | | 150 | | | 150 | | | 150 | | | mV |
| Total jitter tolerance at 6.0 Gbps (G3) | Compliance pattern | > 0.60 | | | > 0.60 | | | > 0.60 | | | > 0.60 | | | UI |
| Random jitter tolerance at 6.0 Gbps (G3) | Compliance pattern | > 0.18 | | | > 0.18 | | | > 0.18 | | | > 0.18 | | | UI |
| SSC modulation frequency at 6.0 Gbps (G3) | Compliance pattern | 33 | | | 33 | | | 33 | | | 33 | | | kHz |
| SSC modulation deviation at 6.0 Gbps (G3) | Compliance pattern | 5700 | | | 5700 | | | 5700 | | | 5700 | | | ppm |
| RX differential skew at 6.0 Gbps (G3) | Compliance pattern | 30 | | | 30 | | | 30 | | | 30 | | | ps |
| RX AC common mode voltage at 6.0 Gbps (G3) | Compliance pattern | 100 | | | 100 | | | 100 | | | 100 | | | mV |

Core Performance Specifications for the Arria II Device Family

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), embedded memory, configuration, and JTAG specifications for Arria II GX and GZ devices.

Clock Tree Specifications

Table 1–42 lists the clock tree specifications for Arria II GX devices.

Table 1–42. Clock Tree Performance for Arria II GX Devices

| Clock Network | Performance | | | Unit |
|---------------|-------------|-------|-----|------|
| | I3, C4 | C5,I5 | C6 | |
| GCLK and RCLK | 500 | 500 | 400 | MHz |
| PCLK | 420 | 350 | 280 | MHz |

Table 1–43 lists the clock tree specifications for Arria II GZ devices.

Table 1–43. Clock Tree Performance for Arria II GZ Devices

| Clock Network | Performance | | Unit |
|---------------|-------------|-------------|------|
| | -C3 and -I3 | -C4 and -I4 | |
| GCLK and RCLK | 700 | 500 | MHz |
| PCLK | 500 | 450 | MHz |

PLL Specifications

Table 1–44 lists the PLL specifications for Arria II GX devices.

Table 1–44. PLL Specifications for Arria II GX Devices (Part 1 of 3)

| Symbol | Description | Min | Typ | Max | Unit |
|-------------------------|---|-----|-----|-----------|----------|
| f_{IN} | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-4 Speed Grade) | 5 | — | 670 (1) | MHz |
| | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-5 Speed Grade) | 5 | — | 622 (1) | MHz |
| | Input clock frequency (from clock input pins residing in right/top/bottom banks) (-6 Speed Grade) | 5 | — | 500 (1) | MHz |
| f_{INPFD} | Input frequency to the PFD | 5 | — | 325 | MHz |
| f_{VCO} | PLL VCO operating Range (2) | 600 | — | 1,400 | MHz |
| f_{INDUTY} | Input clock duty cycle | 40 | — | 60 | % |
| $f_{EINDUTY}$ | External feedback clock input duty cycle | 40 | — | 60 | % |
| t_{INCCJ} (3), (4) | Input clock cycle-to-cycle jitter (Frequency \geq 100 MHz) | — | — | 0.15 | UI (p–p) |
| | Input clock cycle-to-cycle jitter (Frequency \leq 100 MHz) | — | — | ± 750 | ps (p–p) |

Table 1–44. PLL Specifications for Arria II GX Devices (Part 2 of 3)

| Symbol | Description | Min | Typ | Max | Unit |
|--------------------------|--|------------|------------|------------|----------------|
| f_{OUT} | Output frequency for internal global or regional clock (-4 Speed Grade) | — | — | 500 | MHz |
| | Output frequency for internal global or regional clock (-5 Speed Grade) | — | — | 500 | MHz |
| | Output frequency for internal global or regional clock (-6 Speed Grade) | — | — | 400 | MHz |
| $f_{\text{OUT_EXT}}$ | Output frequency for external clock output (-4 Speed Grade) | — | — | 670 (5) | MHz |
| | Output frequency for external clock output (-5 Speed Grade) | — | — | 622 (5) | MHz |
| | Output frequency for external clock output (-6 Speed Grade) | — | — | 500 (5) | MHz |
| t_{OUTDUTY} | Duty cycle for external clock output (when set to 50%) | 45 | 50 | 55 | % |
| $t_{\text{OUTPJ_DC}}$ | Dedicated clock output period jitter ($f_{\text{OUT}} \geq 100$ MHz) | — | — | 300 | ps (p-p) |
| | Dedicated clock output period jitter ($f_{\text{OUT}} < 100$ MHz) | — | — | 30 | mUI (p-p) |
| $t_{\text{OUTCCJ_DC}}$ | Dedicated clock output cycle-to-cycle jitter ($f_{\text{OUT}} \geq 100$ MHz) | — | — | 300 | ps (p-p) |
| | Dedicated clock output cycle-to-cycle jitter ($f_{\text{OUT}} < 100$ MHz) | — | — | 30 | mUI (p-p) |
| $f_{\text{OUTPJ_IO}}$ | Regular I/O clock output period jitter ($f_{\text{OUT}} \geq 100$ MHz) | — | — | 650 | ps (p-p) |
| | Regular I/O clock output period jitter ($f_{\text{OUT}} < 100$ MHz) | — | — | 65 | mUI (p-p) |
| $f_{\text{OUTCCJ_IO}}$ | Regular I/O clock output cycle-to-cycle jitter ($f_{\text{OUT}} \geq 100$ MHz) | — | — | 650 | ps (p-p) |
| | Regular I/O clock output cycle-to-cycle jitter ($f_{\text{OUT}} < 100$ MHz) | — | — | 65 | mUI (p-p) |
| $t_{\text{CONFIGPLL}}$ | Time required to reconfigure PLL scan chains | — | 3.5 | — | SCANCLK cycles |
| $t_{\text{CONFIGPHASE}}$ | Time required to reconfigure phase shift | — | 1 | — | SCANCLK cycles |
| f_{SCANCLK} | SCANCLK frequency | — | — | 100 | MHz |
| t_{LOCK} | Time required to lock from end of device configuration | — | — | 1 | ms |
| t_{DLLOCK} | Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays) | — | — | 1 | ms |
| f_{CLBW} | PLL closed-loop low bandwidth | — | 0.3 | — | MHz |
| | PLL closed-loop medium bandwidth | — | 1.5 | — | MHz |
| | PLL closed-loop high bandwidth | — | 4 | — | MHz |
| $t_{\text{PLL_PSERR}}$ | Accuracy of PLL phase shift | — | — | ± 50 | ps |
| t_{ARESET} | Minimum pulse width on areset signal | 10 | — | — | ns |

Table 1–47. DSP Block Performance Specifications for Arria II GZ Devices (*Note 1*) (Part 2 of 2)

| Mode | Resources Used | Performance | | | Unit |
|-------------|-----------------------|-------------|-----|-----|------|
| | Number of Multipliers | -3 | -4 | | |
| Double mode | 1 | 440 | 380 | MHz | |

Notes to Table 1–47:

- (1) Maximum is for fully pipelined block with **Round** and **Saturation** disabled.
- (2) Maximum for loopback input registers disabled, **Round** and **Saturation** disabled, and pipeline and output registers enabled.

Embedded Memory Block Specifications

Table 1–48 lists the embedded memory block specifications for Arria II GX devices.

Table 1–48. Embedded Memory Block Performance Specifications for Arria II GX Devices

| Memory | Mode | Resources Used | | Performance | | | | Unit |
|---------------------------------|---|----------------|-----------------|-------------|-----|-------|------|------|
| | | ALUTs | Embedded Memory | I3 | C4 | C5,I5 | C6 | |
| Memory Logic Array Block (MLAB) | Single port 64 × 10 | 0 | 1 | 450 | 500 | 450 | 378 | MHz |
| | Simple dual-port 32 × 20 single clock | 0 | 1 | 270 | 500 | 450 | 378 | MHz |
| | Simple dual-port 64 × 10 single clock | 0 | 1 | 428 | 500 | 450 | 378 | MHz |
| M9K Block | Single-port 256 × 36 | 0 | 1 | 360 | 400 | 360 | 310 | MHz |
| | Single-port 256 × 36, with the read-during-write option set to Old Data | 0 | 1 | 250 | 280 | 250 | 210 | MHz |
| | Simple dual-port 256 × 36 single CLK | 0 | 1 | 360 | 400 | 360 | 310 | MHz |
| | Single-port 256 × 36 single CLK, with the read-during-write option set to Old Data | 0 | 1 | 250 | 280 | 250 | 210 | MHz |
| | True dual port 512 × 18 single CLK | 0 | 1 | 360 | 400 | 360 | 310 | MHz |
| | True dual-port 512 × 18 single CLK, with the read-during-write option set to Old Data | 0 | 1 | 250 | 280 | 250 | 210 | MHz |
| | Min Pulse Width (clock high time) | — | — | 900 | 850 | 950 | 1130 | ps |
| | Min Pulse Width (clock low time) | — | — | 730 | 690 | 770 | 920 | ps |

Configuration

Table 1–50 lists the configuration mode specifications for Arria II GX and GZ devices.

Table 1–50. Configuration Mode Specifications for Arria II Devices

| Programming Mode | DCLK Frequency | | | Unit |
|------------------------------------|-----------------------|------------|------------|-------------|
| | Min | Typ | Max | |
| Passive serial | — | — | 125 | MHz |
| Fast passive parallel | — | — | 125 | MHz |
| Fast active serial (fast clock) | 17 | 26 | 40 | MHz |
| Fast active serial (slow clock) | 8.5 | 13 | 20 | MHz |
| Remote update only in fast AS mode | — | — | 10 | MHz |

JTAG Specifications

Table 1–51 lists the JTAG timing parameters and values for Arria II GX and GZ devices.

Table 1–51. JTAG Timing Parameters and Values for Arria II Devices

| Symbol | Description | Min | Max | Unit |
|------------------|--|------------|------------|-------------|
| t_{JCP} | TCK clock period | 30 | — | ns |
| t_{JCH} | TCK clock high time | 14 | — | ns |
| t_{JCL} | TCK clock low time | 14 | — | ns |
| t_{JPSU} (TDI) | TDI JTAG port setup time | 1 | — | ns |
| t_{JPSU} (TMS) | TMS JTAG port setup time | 3 | — | ns |
| t_{JPH} | JTAG port hold time | 5 | — | ns |
| t_{JPCO} | JTAG port clock to output | — | 11 | ns |
| t_{JPZX} | JTAG port high impedance to valid output | — | 14 | ns |
| t_{JPXZ} | JTAG port valid output to high impedance | — | 14 | ns |

Chip-Wide Reset (Dev_CLRn) Specifications

Table 1–52 lists the specifications for the chip-wide reset (Dev_CLRn) for Arria II GX and GZ devices.

Table 1–52. Chip-Wide Reset (Dev_CLRn) Specifications for Arria II Devices

| Description | Min | Typ | Max | Unit |
|--------------------|------------|------------|------------|-------------|
| Dev_CLRn | 500 | — | — | μs |

Table 1–53. High-Speed I/O Specifications for Arria II GX Devices (Part 3 of 4)

| Symbol | Conditions | I3 | | C4 | | C5,I5 | | C6 | | Unit |
|---|---|------------|------------|------------|------------|--------------|------------|------------|------------|-------------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{TX_JITTER} (4) | True LVDS with dedicated SERDES (data rate 600–1,250 Mbps) | — | 175 | — | 175 | — | 225 | — | 300 | ps |
| | True LVDS with dedicated SERDES (data rate < 600 Mbps) | — | 0.105 | — | 0.105 | — | 0.135 | — | 0.18 | UI |
| | True LVDS and emulated LVDS_E_3R with logic elements as SERDES (data rate 600 – 945 Mbps) | — | 260 | — | 260 | — | 300 | — | 350 | ps |
| | True LVDS and emulated LVDS_E_3R with logic elements as SERDES (data rate < 600 Mbps) | — | 0.16 | — | 0.16 | — | 0.18 | — | 0.21 | UI |
| t_{TX_DCD} | True LVDS and emulated LVDS_E_3R | 45 | 55 | 45 | 55 | 45 | 55 | 45 | 55 | % |
| t_{RISE} and t_{FALL} | True LVDS and emulated LVDS_E_3R | — | 200 | — | 200 | — | 225 | — | 250 | ps |
| TCCS | True LVDS (5) | — | 150 | — | 150 | — | 175 | — | 200 | ps |
| | Emulated LVDS_E_3R | — | 200 | — | 200 | — | 250 | — | 300 | ps |
| Receiver (6) | | | | | | | | | | |
| True differential I/O standards - $f_{HSDRDPA}$ (data rate) | SERDES factor J = 3 to 10 | 150 | 1250 | 150 | 1250 | 150 | 1050 | 150 | 840 | Mbps |

Figure 1–6 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

Figure 1–6. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for Arria II GZ Devices at a 1.25 Gbps Data Rate




Table 1–56 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

Table 1–56. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for Arria II GZ Devices at 1.25 Gbps Data Rate

| Jitter Frequency (Hz) | | Sinusoidal Jitter (UI) |
|-----------------------|------------|------------------------|
| F1 | 10,000 | 25.000 |
| F2 | 17,565 | 25.000 |
| F3 | 1,493,000 | 0.350 |
| F4 | 50,000,000 | 0.350 |

External Memory Interface Specifications

For the maximum clock rate supported for Arria II GX and GZ device family, refer to the [External Memory Interface Spec Estimator](#) page on the Altera website.

Table 1–57 lists the external memory interface specifications for Arria II GX devices.

Table 1–57. External Memory Interface Specifications for Arria II GX Devices (Part 1 of 2)

| Frequency Mode | Frequency Range (MHz) | | | Resolution (°) | DQS Delay Buffer Mode (1) | Number of Delay Chains |
|----------------|-----------------------|------------|---------|----------------|---------------------------|------------------------|
| | C4 | I3, C5, I5 | C6 | | | |
| 0 | 90-140 | 90-130 | 90-110 | 22.5 | Low | 16 |
| 1 | 110-180 | 110-170 | 110-150 | 30 | Low | 12 |
| 2 | 140-220 | 140-210 | 140-180 | 36 | Low | 10 |
| 3 | 170-270 | 170-260 | 170-220 | 45 | Low | 8 |
| 4 | 220-340 | 220-310 | 220-270 | 30 | High | 12 |

Glossary

Table 1–68 lists the glossary for this chapter.

Table 1–68. Glossary (Part 1 of 4)




| Letter | Subject | Definitions |
|---------|----------------------------|---|
| | Differential I/O Standards | <p><i>Receiver Input Waveforms</i></p> <p>Single-Ended Waveform</p>  <p>Positive Channel (p) = V_{IH} Negative Channel (n) = V_{IL} Ground V_{CM} V_{ID}</p> <p>Differential Waveform</p>  <p>$p - n = 0\text{ V}$ V_{ID}</p> <p><i>Transmitter Output Waveforms</i></p> <p>Single-Ended Waveform</p>  <p>Positive Channel (p) = V_{OH} Negative Channel (n) = V_{OL} Ground V_{CM} V_{OD}</p> <p>Differential Waveform</p>  <p>$p - n = 0\text{ V}$ V_{OD}</p> |
| E, F | f_{HSCLK} | Left/Right PLL input clock frequency. |
| | f_{HSDR} | High-speed I/O block: Maximum/minimum LVDS data transfer rate ($f_{HSDR} = 1/\text{TUI}$), non-DPA. |
| | $f_{HSDRDPA}$ | High-speed I/O block: Maximum/minimum LVDS data transfer rate ($f_{HSDRDPA} = 1/\text{TUI}$), DPA. |

Table 1–68. Glossary (Part 2 of 4)

| Letter | Subject | Definitions |
|---------------------------------|---------------------------------|---|
| G, H, I, J | J JTAG Timing Specifications | <p>High-speed I/O block: Deserialization factor (width of parallel data bus).</p> <p>JTAG Timing Specifications:</p> <p>The diagram illustrates the timing sequence for JTAG operations. It shows four signals: TMS, TDI, TCK, and TDO. TMS and TDI are high-speed parallel data buses. TCK is a clock signal. TDO is the data output. Various timing parameters are defined between these signals, such as t_{JCP}, t_{JCH}, t_{JCL}, t_{JPSU}, t_{JPH}, t_{JPZX}, t_{JPCO}, and t_{JPXZ}.</p> |
| K, L, M, N, O, P | PLL Specifications | <p>PLL Specification parameters:</p> <p>Diagram of PLL Specifications (1)</p> <p>The diagram shows a detailed block diagram of a PLL. It includes a Core Clock input, a Synchronizer, a Phase Frequency Detector (PFD), a Charge Pump (CP), a Loop Filter (LF), a Voltage Controlled Oscillator (VCO), a VCO post-scale counter K (with a value of 2), a Counter CO.C9, and various clock outputs like f_{OUT_EXT}, f_{OUT}, GCLK, and RCLK. A feedback path from the output is labeled "External Feedback". A legend indicates that blue boxes represent "Reconfigurable in User Mode".</p> <p>Notes:</p> <ul style="list-style-type: none"> (1) CoreClock can only be fed by dedicated clock input pins or PLL outputs. (2) This is the VCO post-scale counter K. |
| Q, R | R _L | Receiver differential input discrete resistor (external to the Arria II device). |