

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Obsolete
Number of LABs/CLBs	10260
Number of Logic Elements/Cells	244188
Total RAM Bits	12038144
Number of I/O	372
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	780-BBGA, FCBGA
Supplier Device Package	780-FBGA (29x29)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep2agx260ef29i3n">https://www.e-xfl.com/product-detail/intel/ep2agx260ef29i3n</a>



Conditions beyond those listed in [Table 1-1](#) and [Table 1-2](#) may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

[Table 1-1](#) lists the absolute maximum ratings for Arria II GX devices.

**Table 1-1. Absolute Maximum Ratings for Arria II GX Devices**

Symbol	Description	Minimum	Maximum	Unit
$V_{CC}$	Supplies power to the core, periphery, I/O registers, PCI Express® (PIPE) (PCIe) HIP block, and transceiver PCS	-0.5	1.35	V
$V_{CCCB}$	Supplies power for the configuration RAM bits	-0.5	1.8	V
$V_{CCBAT}$	Battery back-up power supply for design security volatile key register	-0.5	3.75	V
$V_{CCPD}$	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	-0.5	3.75	V
$V_{CCIO}$	Supplies power to the I/O banks	-0.5	3.9	V
$V_{CCD\_PLL}$	Supplies power to the digital portions of the PLL	-0.5	1.35	V
$V_{CCA\_PLL}$	Supplies power to the analog portions of the PLL and device-wide power management circuitry	-0.5	3.75	V
$V_I$	DC input voltage	-0.5	4.0	V
$I_{OUT}$	DC output current, per pin	-25	40	mA
$V_{CCA}$	Supplies power to the transceiver PMA regulator	—	3.75	V
$V_{CCL\_GXB}$	Supplies power to the transceiver PMA TX, PMA RX, and clocking	—	1.21	V
$V_{CCH\_GXB}$	Supplies power to the transceiver PMA output (TX) buffer	—	1.8	V
$T_J$	Operating junction temperature	-55	125	°C
$T_{STG}$	Storage temperature (no bias)	-65	150	°C

[Table 1-2](#) lists the absolute maximum ratings for Arria II GZ devices.

**Table 1-2. Absolute Maximum Ratings for Arria II GZ Devices (Part 1 of 2)**

Symbol	Description	Minimum	Maximum	Unit
$V_{CC}$	Supplies power to the core, periphery, I/O registers, PCIe HIP block, and transceiver PCS	-0.5	1.35	V
$V_{CCCB}$	Power supply to the configuration RAM bits	-0.5	1.8	V
$V_{CCPGM}$	Supplies power to the configuration pins	-0.5	3.75	V
$V_{CCAUX}$	Auxiliary supply	-0.5	3.75	V
$V_{CCBAT}$	Supplies battery back-up power for design security volatile key register	-0.5	3.75	V
$V_{CCPD}$	Supplies power to the I/O pre-drivers, differential input buffers, and MSEL circuitry	-0.5	3.75	V
$V_{CCIO}$	Supplies power to the I/O banks	-0.5	3.9	V
$V_{CC\_CLKIN}$	Supplies power to the differential clock input	-0.5	3.75	V
$V_{CCD\_PLL}$	Supplies power to the digital portions of the PLL	-0.5	1.35	V
$V_{CCA\_PLL}$	Supplies power to the analog portions of the PLL and device-wide power management circuitry	-0.5	3.75	V
$V_I$	DC input voltage	-0.5	4.0	V
$I_{OUT}$	DC output current, per pin	-25	40	mA

**Table 1–2. Absolute Maximum Ratings for Arria II GZ Devices (Part 2 of 2)**

Symbol	Description	Minimum	Maximum	Unit
$V_{CCA\_L}$	Supplies transceiver high voltage power (left side)	-0.5	3.75	V
$V_{CCA\_R}$	Supplies transceiver high voltage power (right side)	-0.5	3.75	V
$V_{CHIP\_L}$	Supplies transceiver HIP digital power (left side)	-0.5	1.35	V
$V_{CCR\_L}$	Supplies receiver power (left side)	-0.5	1.35	V
$V_{CCR\_R}$	Supplies receiver power (right side)	-0.5	1.35	V
$V_{CCT\_L}$	Supplies transmitter power (left side)	-0.5	1.35	V
$V_{CCT\_R}$	Supplies transmitter power (right side)	-0.5	1.35	V
$V_{CCL\_GXBLn}$ <i>(1)</i>	Supplies power to the transceiver PMA TX, PMA RX, and clocking (left side)	-0.5	1.35	V
$V_{CCL\_GXBRn}$ <i>(1)</i>	Supplies power to the transceiver PMA TX, PMA RX, and clocking (right side)	-0.5	1.35	V
$V_{CCH\_GXBLn}$ <i>(1)</i>	Supplies power to the transceiver PMA output (TX) buffer (left side)	-0.5	1.8	V
$V_{CCH\_GXBRn}$ <i>(1)</i>	Supplies power to the transceiver PMA output (TX) buffer (right side)	-0.5	1.8	V
$T_J$	Operating junction temperature	-55	125	°C
$T_{STG}$	Storage temperature (no bias)	-65	150	°C

**Note to Table 1–2:**

(1) n = 0, 1, or 2.

### Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 1–3 and undershoot to -2.0 V for magnitude of currents less than 100 mA and periods shorter than 20 ns.

Table 1–3 lists the Arria II GX and GZ maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage over the device lifetime. The maximum allowed overshoot duration is specified as a percentage of high-time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for 5.41% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 5.41/10ths of a year.

## I/O Pin Leakage Current

Table 1-7 lists the Arria II GX I/O pin leakage current specifications.

**Table 1-7. I/O Pin Leakage Current for Arria II GX Devices**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$I_I$	Input pin	$V_I = 0 \text{ V to } V_{CCIO MAX}$	-10	—	10	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0 \text{ V to } V_{CCIO MAX}$	-10	—	10	$\mu\text{A}$

Table 1-8 lists the Arria II GZ I/O pin leakage current specifications.

**Table 1-8. I/O Pin Leakage Current for Arria II GZ Devices**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$I_I$	Input pin	$V_I = 0 \text{ V to } V_{CCIO MAX}$	-20	—	20	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0 \text{ V to } V_{CCIO MAX}$	-20	—	20	$\mu\text{A}$

## Bus Hold

Bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Each I/O pin has an option to enable bus hold in user mode. Bus hold is always disabled in configuration mode.

Table 1-9 lists bus hold specifications for Arria II GX devices.

**Table 1-9. Bus Hold Parameters for Arria II GX Devices (Note 1)**

Parameter	Symbol	Cond.	$V_{CCIO} (\text{V})$												Unit	
			1.2		1.5		1.8		2.5		3.0		3.3			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Bus-hold low, sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL} (\text{max.})$	8	—	12	—	30	—	50	—	70	—	70	—	$\mu\text{A}$	
Bus-hold high, sustaining current	$I_{SUSH}$	$V_{IN} < V_{IL} (\text{min.})$	-8	—	-12	—	-30	—	-50	—	-70	—	-70	—	$\mu\text{A}$	
Bus-hold low, overdrive current	$I_{ODL}$	$0 \text{ V} < V_{IN} < V_{CCIO}$	—	125	—	175	—	200	—	300	—	500	—	500	$\mu\text{A}$	
Bus-hold high, overdrive current	$I_{ODH}$	$0 \text{ V} < V_{IN} < V_{CCIO}$	—	-125	—	-175	—	-200	—	-300	—	-500	—	-500	$\mu\text{A}$	
Bus-hold trip point	$V_{TRIP}$	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V	

### Note to Table 1-9:

- (1) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Table 1–19 lists the weak pull-up resistor values for Arria II GZ devices.

**Table 1–19. Internal Weak Pull-Up Resistor for Arria II GZ Devices (Note 1), (2)**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$R_{PU}$	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled.	$V_{CCIO} = 3.0 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 2.5 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 1.8 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 1.5 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$
		$V_{CCIO} = 1.2 \text{ V} \pm 5\% \text{ (3)}$	—	25	—	$\text{k}\Omega$

**Notes to Table 1–19:**

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25  $\text{k}\Omega$ .
- (3) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

### Hot Socketing

Table 1–20 lists the hot-socketing specification for Arria II GX and GZ devices.

**Table 1–20. Hot Socketing Specifications for Arria II Devices**

Symbol	Description	Maximum
$I_{IOPIN(DC)}$	DC current per I/O pin	300 $\mu\text{A}$
$I_{IOPIN(AC)}$	AC current per I/O pin	8 mA (1)
$I_{XCVRTX(DC)}$	DC current per transceiver TX pin	100 mA
$I_{XCVRRX(DC)}$	DC current per transceiver RX pin	50 mA

**Note to Table 1–20:**

- (1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C \frac{dv}{dt}$ , in which “C” is I/O pin capacitance and “dv/dt” is slew rate.

### Schmitt Trigger Input

The Arria II GX device supports Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rates.

Table 1–21 lists the hysteresis specifications across the supported  $V_{CCIO}$  range for Schmitt trigger inputs in Arria II GX devices.

**Table 1–21. Schmitt Trigger Input Hysteresis Specifications for Arria II GX Devices**

Symbol	Description	Condition (V)	Minimum	Unit
$V_{Schmitt}$	Hysteresis for Schmitt trigger input	$V_{CCIO} = 3.3$	220	mV
		$V_{CCIO} = 2.5$	180	mV
		$V_{CCIO} = 1.8$	110	mV
		$V_{CCIO} = 1.5$	70	mV

**Table 1–26** lists the single-ended SSTL and HSTL I/O standard signal specifications for Arria II GX devices.

**Table 1–26. Single-Ended SSTL and HSTL I/O Standard Signal Specifications for Arria II GX Devices**

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	V <sub>REF</sub> - 0.18	V <sub>REF</sub> + 0.18	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.35	V <sub>REF</sub> + 0.35	V <sub>TT</sub> - 0.57	V <sub>TT</sub> + 0.57	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> - 0.18	V <sub>REF</sub> + 0.18	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.35	V <sub>REF</sub> + 0.35	V <sub>TT</sub> - 0.76	V <sub>TT</sub> + 0.76	16.4	-16.4
SSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.475	V <sub>TT</sub> + 0.475	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 Class I	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	8	-8
SSTL-15 Class II	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	16	-16
HSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-15 Class I	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-15 Class II	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.25 × V <sub>CCIO</sub>	0.75 × V <sub>CCIO</sub>	14	-14

**Table 1–27** lists the single-ended SSTL and HSTL I/O standard signal specifications for Arria II GZ devices.

**Table 1–27. Single-Ended SSTL and HSTL I/O Standards Signal Specifications for Arria II GZ Devices (Part 1 of 2)**

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.57	V <sub>TT</sub> + 0.57	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.76	V <sub>TT</sub> + 0.76	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.475	V <sub>TT</sub> + 0.475	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 Class I	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 × V <sub>CCIO</sub>	0.8 × V <sub>CCIO</sub>	8	-8

Table 1–33 lists the differential I/O standard specifications for Arria II GZ devices.

**Table 1–33. Differential I/O Standard Specifications for Arria II GZ Devices (Note 1)**

I/O Standard (2)	$V_{CCIO}$ (V)			$V_{ID}$ (mV)			$V_{ICM(DC)}$ (V)		$V_{OD}$ (V) (3)			$V_{OCM}$ (V) (3)		
	Min	Typ	Max	Min	Cond.	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
2.5 V LVDS (HIO)	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.05	1.8	0.247	—	0.6	1.125	1.25	1.375
2.5 V LVDS (VIO)	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.05	1.8	0.247	—	0.6	1	1.25	1.5
RSDS (HIO)	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.3	1.4	0.1	0.2	0.6	0.5	1.2	1.4
RSDS (VIO)	2.375	2.5	2.625	100	$V_{CM} = 1.25$ V	—	0.3	1.4	0.1	0.2	0.6	0.5	1.2	1.5
Mini-LVDS (HIO)	2.375	2.5	2.625	200	—	600	0.4	1.32 <sub>5</sub>	0.25	—	0.6	1	1.2	1.4
Mini-LVDS (VIO)	2.375	2.5	2.625	200	—	600	0.4	1.32 <sub>5</sub>	0.25	—	0.6	1	1.2	1.5
LVPECL	2.375	2.5	2.625	300	—	—	0.6	1.8	—	—	—	—	—	—
BLVDS (4)	2.375	2.5	2.625	100	—	—	—	—	—	—	—	—	—	—

**Notes to Table 1–33:**

- (1) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–21.
- (2) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (3)  $R_L$  range:  $90 \leq R_L \leq 110 \Omega$ .
- (4) There are no fixed  $V_{ICM}$ ,  $V_{OD}$ , and  $V_{OCM}$  specifications for BLVDS. These specifications depend on the system topology.

## Power Consumption for the Arria II Device Family

Altera offers two ways to estimate power for a design:

- Using the Microsoft Excel-based Early Power Estimator
- Using the Quartus® II PowerPlay Power Analyzer feature

The interactive Microsoft Excel-based Early Power Estimator is typically used prior to designing the FPGA in order to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after place-and-route is complete. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities which, when combined with detailed circuit models, can yield very accurate power estimates.

 For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

**Table 1–34.** Transceiver Specifications for Arria II GX Devices (*Note 1*) (Part 5 of 7)

Symbol/ Description	Condition	I3			C4			C5 and I5			C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
LTD lock time (11)	—	0	100	4000	0	100	4000	0	100	4000	0	100	4000	ns
Data lock time from rx_ freqlocked (12)	—	—	—	4000	—	—	4000	—	—	4000	—	—	4000	ns
Programmable DC gain	DC Gain Setting = 0	—	0	—	—	0	—	—	0	—	—	0	—	dB
	DC Gain Setting = 1	—	3	—	—	3	—	—	3	—	—	3	—	dB
	DC Gain Setting = 2	—	6	—	—	6	—	—	6	—	—	6	—	dB
<b>Transmitter</b>														
Supported I/O Standards	1.5-V PCML													
Data rate	—	600	—	6375	600	—	3750	600	—	3750	600	—	3125	Mbps
V <sub>OCM</sub>	0.65 V setting	—	650	—	—	650	—	—	650	—	—	650	—	mV
Differential on-chip termination resistors	100-Ω setting	—	100	—	—	100	—	—	100	—	—	100	—	Ω
Return loss differential mode	PCIe	50 MHz to 1.25 GHz: -10dB												
	XAUJ	312 MHz to 625 MHz: -10dB 625 MHz to 3.125 GHz: -10dB/decade slope												
Return loss common mode	PCIe	50 MHz to 1.25 GHz: -6dB												
Rise time (2)	—	50	—	200	50	—	200	50	—	200	50	—	200	ps
Fall time	—	50	—	200	50	—	200	50	—	200	50	—	200	ps

Table 1-35 lists the transceiver specifications for Arria II GZ devices.

**Table 1-35. Transceiver Specifications for Arria II GZ Devices (Part 1 of 5)**

Symbol/ Description	Conditions	-C3 and -I3 (1)			-C4 and -I4			Unit	
		Min	Typ	Max	Min	Typ	Max		
<b>Reference Clock</b>									
Supported I/O Standards	1.2-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS, and HCSL								
Input frequency from REFCLK input pins	—	50	—	697	50	—	637.5	MHz	
Phase frequency detector (CMU PLL and receiver CDR)	—	50	—	325	50	—	325	MHz	
Absolute $V_{MAX}$ for a REFCLK pin	—	—	—	1.6	—	—	1.6	V	
Operational $V_{MAX}$ for a REFCLK pin	—	—	—	1.5	—	—	1.5	V	
Absolute $V_{MIN}$ for a REFCLK pin	—	-0.4	—	—	-0.4	—	—	V	
Rise/fall time (2)	—	—	—	0.2	—	—	0.2	UI	
Duty cycle	—	45	—	55	45	—	55	%	
Peak-to-peak differential input voltage	—	200	—	1600	200	—	1600	mV	
Spread-spectrum modulating clock frequency	PCIe	30	—	33	30	—	33	kHz	
Spread-spectrum downspread	PCIe	—	0 to -0.5%	—	—	0 to -0.5%	—	—	
On-chip termination resistors	—	—	100	—	—	100	—	$\Omega$	
$V_{ICM}$ (AC coupled)	—	$1100 \pm 10\%$			$1100 \pm 10\%$			mV	
$V_{ICM}$ (DC coupled)	HCSL I/O standard for PCIe reference clock	250	—	550	250	—	550	mV	
Transmitter REFCLK Phase Noise	10 Hz	—	—	-50	—	—	-50	dBc/Hz	
	100 Hz	—	—	-80	—	—	-80	dBc/Hz	
	1 KHz	—	—	-110	—	—	-110	dBc/Hz	
	10 KHz	—	—	-120	—	—	-120	dBc/Hz	
	100 KHz	—	—	-120	—	—	-120	dBc/Hz	
	$\geq 1$ MHz	—	—	-130	—	—	-130	dBc/Hz	
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3)	10 KHz to 20 MHz	—	—	3	—	—	3	ps	
$R_{REF}$	—	—	$2000 \pm 1\%$	—	—	$2000 \pm 1\%$	—	$\Omega$	

**Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 3 of 5)**

Symbol/ Description	Conditions	–C3 and –I3 (1)			–C4 and –I4			Unit		
		Min	Typ	Max	Min	Typ	Max			
Receiver DC Coupling Support	—	For more information about receiver DC coupling support, refer to the “DC-Coupled Links” section in the <i>Transceiver Architecture for Arria II Devices</i> chapter.						—		
Differential on-chip termination resistors	85- $\Omega$ setting	85 $\pm$ 20%		85 $\pm$ 20%		$\Omega$		$\Omega$		
	100- $\Omega$ setting	100 $\pm$ 20%		100 $\pm$ 20%		$\Omega$				
	120- $\Omega$ setting	120 $\pm$ 20%		120 $\pm$ 20%		$\Omega$				
	150- $\Omega$ setting	150 $\pm$ 20%		150 $\pm$ 20%		$\Omega$				
Differential and common mode return loss	PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, SRIO SR/LR, CPRI LV/HV, OBSAI, SATA	Compliant						—		
Programmable PPM detector (9)	—	$\pm$ 62.5, 100, 125, 200, 250, 300, 500, 1,000						ppm		
Run length	—	—	—	200	—	—	200	UI		
Programmable equalization	—	—	—	16	—	—	16	dB		
t <sub>LTR</sub> (10)	—	—	—	75	—	—	75	$\mu$ s		
t <sub>LTD_Manual</sub> (11)	—	15	—	—	15	—	—	$\mu$ s		
t <sub>LTD_Manual</sub> (12)	—	—	—	4000	—	—	4000	ns		
t <sub>LTD_Auto</sub> (13)	—	—	—	4000	—	—	4000	ns		
Receiver CDR 3 dB Bandwidth in lock-to-data (LTD) mode	PCIe Gen1	2.0 - 3.5						MHz		
	PCIe Gen2	40 - 65						MHz		
	(OIF) CEI PHY at 6.375 Gbps	20 - 35						MHz		
	XAUI	10 - 18						MHz		
	SRIO 1.25 Gbps	10 - 18						MHz		
	SRIO 2.5 Gbps	10 - 18						MHz		
	SRIO 3.125 Gbps	6 - 10						MHz		
	GIGE	6 - 10						MHz		
	SONET OC12	3 - 6						MHz		
	SONET OC48	14 - 19						MHz		
Receiver buffer and CDR offset cancellation time (per channel)	—	—	—	17000	—	—	17000	recon fig_clk cycles		
Programmable DC gain	DC Gain Setting = 0	—	0	—	—	0	—	dB		
	DC Gain Setting = 1	—	3	—	—	3	—	dB		
	DC Gain Setting = 2	—	6	—	—	6	—	dB		

**Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 4 of 5)**

Symbol/ Description	Conditions	–C3 and –I3 (1)			–C4 and –I4			Unit		
		Min	Typ	Max	Min	Typ	Max			
<b>Transmitter</b>										
Supported I/O Standards		1.5-V PCML								
Data rate (14)	—	600	—	6375	600	—	3750	Mbps		
V <sub>OCM</sub>	0.65 V setting	—	650	—	—	650	—	mV		
Differential on-chip termination resistors	85-Ω setting	85 ± 15%			85 ± 15%			Ω		
	100-Ω setting	100 ± 15%			100 ± 15%			Ω		
	120-Ω setting	120 ± 15%			120 ± 15%			Ω		
	150-Ω setting	150 ± 15%			150 ± 15%			Ω		
Differential and common mode return loss	PCIe Gen1 and Gen2 (TX V <sub>OD</sub> =4), XAUI (TX V <sub>OD</sub> =6), HiGig+ (TX V <sub>OD</sub> =6), CEI SR/LR (TX V <sub>OD</sub> =8), SRIO SR (V <sub>OD</sub> =6), SRIO LR (V <sub>OD</sub> =8), CPRI LV (V <sub>OD</sub> =6), CPRI HV (V <sub>OD</sub> =2), OBSAI (V <sub>OD</sub> =6), SATA (V <sub>OD</sub> =4),	Compliant								
Rise time (15)	—	50	—	200	50	—	200	ps		
Fall time (15)	—	50	—	200	50	—	200	ps		
Intra-differential pair skew	—	—	—	15	—	—	15	ps		
Intra-transceiver block transmitter channel-to-channel skew	×4 PMA and PCS bonded mode Example: XAUI, PCIe ×4, Basic ×4	—	—	120	—	—	120	ps		
Inter-transceiver block transmitter channel-to-channel skew	×8 PMA and PCS bonded mode Example: PCIe ×8, Basic ×8	—	—	500	—	—	500	ps		
<b>CMU0 PLL and CMU1 PLL</b>										
Supported Data Range	—	600	—	6375	600	—	3750	Mbps		
p11_powerdown minimum pulse width (tp11_powerdown)	—	1			1			μs		
CMU PLL lock time from p11_powerdown de-assertion	—	—	—	100	—	—	100	μs		

Table 1–37 lists the typical  $V_{OD}$  for TX term that equals  $100\ \Omega$  for Arria II GX and GZ devices.

**Table 1–37. Typical  $V_{OD}$  Setting, TX Termination =  $100\ \Omega$  for Arria II Devices**

Quartus II Setting	$V_{OD}$ Setting (mV)
1	400
2	600
3 (Arria II GZ)	700
4	800
5	900
6	1000
7	1200

Table 1–38 lists the typical transmitter pre-emphasis levels in dB for the first post tap under the following conditions: low-frequency data pattern (five 1s and five 0s) at 6.375 Gbps. The levels listed in Table 1–38 are a representation of possible pre-emphasis levels under these specified conditions only; the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Arria II GX HSSI HSPICE models.

**Table 1–38. Transmitter Pre-Emphasis Levels for Arria II GX Devices**

Arria II GX (Quartus II Software) First Post Tap Setting	Arria II GX (Quartus II Software) $V_{OD}$ Setting						
	1	2	4	5	6	7	Unit
0 (off)	0	0	0	0	0	0	—
1	0.7	0	0	0	0	0	dB
2	2.7	1.2	0.3	0	0	0	dB
3	4.9	2.4	1.2	0.8	0.5	0.2	dB
4	7.5	3.8	2.1	1.6	1.2	0.6	dB
5	—	5.3	3.1	2.4	1.8	1.1	dB
6	—	7	4.3	3.3	2.7	1.7	dB

**Table 1–39** lists typical transmitter pre-emphasis levels for Arria II GZ devices (in dB) for the first post tap under the following conditions (low-frequency data pattern [five 1s and five 0s] at 6.25 Gbps). The levels listed in **Table 1–39** are a representation of possible pre-emphasis levels under the specified conditions only and that the pre-emphasis levels may change with data pattern and data rate.

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the [Arria II HSSI HSPICE](#) models.

**Table 1–39. Transmitter Pre-Emphasis Levels for Arria II GZ Devices (Part 1 of 2)**

Pre- Emphasis 1st Post-Tap Setting	V <sub>OD</sub> Setting							
	0	1	2	3	4	5	6	7
0	0	0	0	0	0	0	0	0
1	N/A	0.7	0	0	0	0	0	0
2	N/A	1	0.3	0	0	0	0	0
3	N/A	1.5	0.6	0	0	0	0	0
4	N/A	2	0.7	0.3	0	0	0	0
5	N/A	2.7	1.2	0.5	0.3	0	0	0
6	N/A	3.1	1.3	0.8	0.5	0.2	0	0
7	N/A	3.7	1.8	1.1	0.7	0.4	0.2	0
8	N/A	4.2	2.1	1.3	0.9	0.6	0.3	0
9	N/A	4.9	2.4	1.6	1.2	0.8	0.5	0.2
10	N/A	5.4	2.8	1.9	1.4	1	0.7	0.3
11	N/A	6	3.2	2.2	1.7	1.2	0.9	0.4
12	N/A	6.8	3.5	2.6	1.9	1.4	1.1	0.6
13	N/A	7.5	3.8	2.8	2.1	1.6	1.2	0.6
14	N/A	8.1	4.2	3.1	2.3	1.7	1.3	0.7
15	N/A	8.8	4.5	3.4	2.6	1.9	1.5	0.8
16	N/A	N/A	4.9	3.7	2.9	2.2	1.7	0.9
17	N/A	N/A	5.3	4	3.1	2.4	1.8	1.1
18	N/A	N/A	5.7	4.4	3.4	2.6	2	1.2
19	N/A	N/A	6.1	4.7	3.6	2.8	2.2	1.4
20	N/A	N/A	6.6	5.1	4	3.1	2.4	1.5
21	N/A	N/A	7	5.4	4.3	3.3	2.7	1.7
22	N/A	N/A	8	6.1	4.8	3.8	3	2
23	N/A	N/A	9	6.8	5.4	4.3	3.4	2.3
24	N/A	N/A	10	7.6	6	4.8	3.9	2.6
25	N/A	N/A	11.4	8.4	6.8	5.4	4.4	3
26	N/A	N/A	12.6	9.4	7.4	5.9	4.9	3.3
27	N/A	N/A	N/A	10.3	8.1	6.4	5.3	3.6
28	N/A	N/A	N/A	11.3	8.8	7.1	5.8	4

**Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 3 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
<b>PCIe Receiver Jitter Tolerance (4)</b>														
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	> 0.6			> 0.6			> 0.6			> 0.6			UI
<b>PCIe (Gen 1) Electrical Idle Detect Threshold (9)</b>														
VRX-IDLE-DETDIFF (p-p)	Compliance pattern	65	—	175	65	—	175	65	—	175	65	—	175	mV
<b>Serial RapidIO® (SRIO) Transmit Jitter Generation (5)</b>														
Deterministic jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI
Total jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
<b>SRIO Receiver Jitter Tolerance (5)</b>														
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.37			> 0.37			> 0.37			> 0.37			UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.55			> 0.55			> 0.55			> 0.55			UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 22.1 KHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 8.5			> 8.5			> 8.5			> 8.5			UI
	Jitter frequency = 1.875 MHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.1			> 0.1			> 0.1			> 0.1			UI
	Jitter frequency = 20 MHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.1			> 0.1			> 0.1			> 0.1			UI
<b>GIGE Transmit Jitter Generation (6)</b>														
Deterministic jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.14	—	—	0.14	—	—	0.14	—	—	0.14	UI

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 3 of 7)**

Symbol/ Description	Conditions	–C3 and –I3			–C4 and –I4			Unit
		Min	Typ	Max	Min	Typ	Max	
Peak-to-peak jitter	Jitter frequency = 22.1 KHz	> 8.5		> 8.5		> 8.5		UI
Peak-to-peak jitter	Jitter frequency = 1.875 MHz	> 0.1		> 0.1		> 0.1		UI
Peak-to-peak jitter	Jitter frequency = 20 MHz	> 0.1		> 0.1		> 0.1		UI
<b>PCIe Transmit Jitter Generation (8)</b>								
Total jitter at 2.5 Gbps (Gen1)—x1, x4, and x8	Compliance pattern	—	—	0.25	—	—	0.25	UI
Total jitter at 5 Gbps (Gen2)—x1, x4, and x8	Compliance pattern	—	—	0.25	—	—	—	UI
<b>PCIe Receiver Jitter Tolerance (8)</b>								
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	> 0.6		> 0.6		UI		UI
Total jitter at 5 Gbps (Gen2)	Compliance pattern	Not supported		Not supported		UI		UI
<b>PCIe (Gen 1) Electrical Idle Detect Threshold</b>								
V <sub>RX-IDLE-DETDIFFp-p</sub> (9)	Compliance pattern	65	—	175	65	—	175	UI
<b>SRIO Transmit Jitter Generation (10)</b>								
Deterministic jitter (peak-to-peak)	Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.17	—	—	0.17	UI
Total jitter (peak-to-peak)	Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.35	—	—	0.35	UI
<b>SRIO Receiver Jitter Tolerance (10)</b>								
Deterministic jitter tolerance (peak-to-peak)	Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.37		> 0.37		UI		UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.55		> 0.55		UI		UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 22.1 KHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 8.5		> 8.5		UI		UI
	Jitter frequency = 1.875 MHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.1		> 0.1		UI		UI
	Jitter frequency = 20 MHz Data rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.1		> 0.1		UI		UI
<b>GIGE Transmit Jitter Generation (11)</b>								
Deterministic jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.14	—	—	0.14	UI
Total jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.279	—	—	0.279	UI

**Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 4 of 7)**

Symbol/ Description	Conditions	–C3 and –I3			–C4 and –I4			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>GIGE Receiver Jitter Tolerance (11)</b>								
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT			> 0.4			> 0.4	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT			> 0.66			> 0.66	UI
<b>HiGig Transmit Jitter Generation</b>								
Deterministic jitter (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	—	—	0.17	—	—	—	UI
Total jitter (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT	—	—	0.35	—	—	—	UI
<b>HiGig Receiver Jitter Tolerance</b>								
Deterministic jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT			> 0.37	—	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data rate = 3.75 Gbps Pattern = CJPAT			> 0.65	—	—	—	UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT			> 8.5	—	—	—	UI
	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT			> 0.1	—	—	—	UI
	Jitter frequency = 22.1 KHz Data rate = 3.75 Gbps Pattern = CJPAT			> 0.1	—	—	—	UI
<b>(OIF) CEI Transmitter Jitter Generation</b>								
Total jitter (peak-to-peak)	Data rate = 6.375 Gbps Pattern = PRBS15 BER = $10^{-12}$	—	—	0.3	—	—	0.3	UI
<b>(OIF) CEI Receiver Jitter Tolerance</b>								
Deterministic jitter tolerance (peak-to-peak)	Data rate = 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$			> 0.675	—	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data rate = 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$			> 0.988	—	—	—	UI

**Table 1–44. PLL Specifications for Arria II GX Devices (Part 2 of 3)**

<b>Symbol</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$f_{\text{OUT}}$	Output frequency for internal global or regional clock (-4 Speed Grade)	—	—	500	MHz
	Output frequency for internal global or regional clock (-5 Speed Grade)	—	—	500	MHz
	Output frequency for internal global or regional clock (-6 Speed Grade)	—	—	400	MHz
$f_{\text{OUT\_EXT}}$	Output frequency for external clock output (-4 Speed Grade)	—	—	670 (5)	MHz
	Output frequency for external clock output (-5 Speed Grade)	—	—	622 (5)	MHz
	Output frequency for external clock output (-6 Speed Grade)	—	—	500 (5)	MHz
$t_{\text{OUTDUTY}}$	Duty cycle for external clock output (when set to 50%)	45	50	55	%
$t_{\text{OUTPJ\_DC}}$	Dedicated clock output period jitter ( $f_{\text{OUT}} \geq 100$ MHz)	—	—	300	ps (p-p)
	Dedicated clock output period jitter ( $f_{\text{OUT}} < 100$ MHz)	—	—	30	mUI (p-p)
$t_{\text{OUTCCJ\_DC}}$	Dedicated clock output cycle-to-cycle jitter ( $f_{\text{OUT}} \geq 100$ MHz)	—	—	300	ps (p-p)
	Dedicated clock output cycle-to-cycle jitter ( $f_{\text{OUT}} < 100$ MHz)	—	—	30	mUI (p-p)
$f_{\text{OUTPJ\_IO}}$	Regular I/O clock output period jitter ( $f_{\text{OUT}} \geq 100$ MHz)	—	—	650	ps (p-p)
	Regular I/O clock output period jitter ( $f_{\text{OUT}} < 100$ MHz)	—	—	65	mUI (p-p)
$f_{\text{OUTCCJ\_IO}}$	Regular I/O clock output cycle-to-cycle jitter ( $f_{\text{OUT}} \geq 100$ MHz)	—	—	650	ps (p-p)
	Regular I/O clock output cycle-to-cycle jitter ( $f_{\text{OUT}} < 100$ MHz)	—	—	65	mUI (p-p)
$t_{\text{CONFIGPLL}}$	Time required to reconfigure PLL scan chains	—	3.5	—	SCANCLK cycles
$t_{\text{CONFIGPHASE}}$	Time required to reconfigure phase shift	—	1	—	SCANCLK cycles
$f_{\text{SCANCLK}}$	SCANCLK frequency	—	—	100	MHz
$t_{\text{LOCK}}$	Time required to lock from end of device configuration	—	—	1	ms
$t_{\text{DLLOCK}}$	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	1	ms
$f_{\text{CLBW}}$	PLL closed-loop low bandwidth	—	0.3	—	MHz
	PLL closed-loop medium bandwidth	—	1.5	—	MHz
	PLL closed-loop high bandwidth	—	4	—	MHz
$t_{\text{PLL\_PSERR}}$	Accuracy of PLL phase shift	—	—	$\pm 50$	ps
$t_{\text{ARESET}}$	Minimum pulse width on areset signal	10	—	—	ns

## I/O Timing

Altera offers two ways to determine I/O timing:

- Using the Microsoft Excel-based I/O Timing.
- Using the Quartus II Timing Analyzer.

The Microsoft Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II timing analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after place-and-route is complete.







The Microsoft Excel-based I/O Timing spreadsheet is downloadable from the [Literature: Arria II Devices](#) web page.

## Glossary

Table 1–68 lists the glossary for this chapter.



**Table 1–68. Glossary (Part 1 of 4)**

Letter	Subject	Definitions
	Differential I/O Standards	<p><i>Receiver Input Waveforms</i></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{IH}</math>  Negative Channel (n) = <math>V_{IL}</math>  Ground  <math>V_{CM}</math>  <math>V_{ID}</math></p> <p><b>Differential Waveform</b></p>  <p><math>p - n = 0\text{ V}</math>  <math>V_{ID}</math></p> <p><i>Transmitter Output Waveforms</i></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{OH}</math>  Negative Channel (n) = <math>V_{OL}</math>  Ground  <math>V_{CM}</math>  <math>V_{OD}</math></p> <p><b>Differential Waveform</b></p>  <p><math>p - n = 0\text{ V}</math>  <math>V_{OD}</math></p>
E, F	$f_{HSCLK}$	Left/Right PLL input clock frequency.
	$f_{HSDR}$	High-speed I/O block: Maximum/minimum LVDS data transfer rate ( $f_{HSDR} = 1/\text{TUI}$ ), non-DPA.
	$f_{HSDRDPA}$	High-speed I/O block: Maximum/minimum LVDS data transfer rate ( $f_{HSDRDPA} = 1/\text{TUI}$ ), DPA.

**Table 1–68. Glossary (Part 2 of 4)**

Letter	Subject	Definitions
G, H, I, J	J JTAG Timing Specifications	<p>High-speed I/O block: Deserialization factor (width of parallel data bus).</p> <p>JTAG Timing Specifications:</p> <p>The diagram illustrates the timing sequence for JTAG operations. It shows four signals: TMS, TDI, TCK, and TDO. TMS and TDI are high-speed parallel data buses. TCK is a clock signal. TDO is the data output. Various timing parameters are defined between these signals, including <math>t_{JCP}</math>, <math>t_{JCH}</math>, <math>t_{JCL}</math>, <math>t_{JPSU}</math>, <math>t_{JPH}</math>, <math>t_{JPZX}</math>, <math>t_{JPZO}</math>, and <math>t_{JPXZ}</math>.</p>
K, L, M, N, O, P	PLL Specifications	<p>PLL Specification parameters:</p> <p><b>Diagram of PLL Specifications (1)</b></p> <p>The diagram shows a detailed block diagram of a PLL. It includes a Core Clock input, a Synchronizer, a Phase Frequency Detector (PFD), a Charge Pump (CP), a Loop Filter (LF), a Voltage Controlled Oscillator (VCO), a VCO post-scale counter K (with a value of 2), a Counter CO.C9, and various output paths for CLKOUT pins, GCLK, and RCLK. A feedback path from the output is labeled "External Feedback". A key legend indicates that blue boxes represent "Reconfigurable in User Mode".</p> <p><b>Notes:</b></p> <ul style="list-style-type: none"> <li>(1) CoreClock can only be fed by dedicated clock input pins or PLL outputs.</li> <li>(2) This is the VCO post-scale counter K.</li> </ul>
Q, R	$R_L$	Receiver differential input discrete resistor (external to the Arria II device).

**Table 1-68. Glossary (Part 3 of 4)**

Letter	Subject	Definitions
	<b>SW (sampling window)</b>	The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window: <i>Timing Diagram</i> 
S	Single-ended Voltage Referenced I/O Standard	The JEDEC standard for SSTL and HSTL I/O standards define both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the AC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing: <i>Single-Ended Voltage Referenced I/O Standard</i> 
T	<b>t<sub>C</sub></b>	High-speed receiver and transmitter input and output clock period.
	<b>TCCS (channel-to-channel-skew)</b>	The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under S in this table).
	<b>t<sub>DUTY</sub></b>	High-speed I/O block: Duty cycle on the high-speed transmitter output clock. <b>Timing Unit Interval (TUI)</b> The timing budget allowed for skew, propagation delays, and data sampling window. ( $TUI = 1 / (\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w$ )
	<b>t<sub>FALL</sub></b>	Signal high-to-low transition time (80-20%)
	<b>t<sub>INCCJ</sub></b>	Cycle-to-cycle jitter tolerance on the PLL clock input.
	<b>t<sub>OUTPJ_IO</sub></b>	Period jitter on the general purpose I/O driven by a PLL.
	<b>t<sub>OUTPJ_DC</sub></b>	Period jitter on the dedicated clock output driven by a PLL.
	<b>t<sub>RISE</sub></b>	Signal low-to-high transition time (20-80%).