

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	10260
Number of Logic Elements/Cells	244188
Total RAM Bits	12038144
Number of I/O	612
Number of Gates	-
Voltage - Supply	0.87V ~ 0.93V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA, FCBGA
Supplier Device Package	1152-FBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/intel/ep2agx260ff35c6nes">https://www.e-xfl.com/product-detail/intel/ep2agx260ff35c6nes</a>

**Table 1-5. Recommended Operating Conditions for Arria II GX Devices (Note 1) (Part 2 of 2)**

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
$t_{\text{RAMP}}$	Power Supply Ramp time	Normal POR	0.05	—	100	ms
		Fast POR	0.05	—	4	ms

**Notes to Table 1-5:**

- (1) For more information about supply pin connections, refer to the *Arria II Device Family Pin Connection Guidelines*.
- (2) Altera recommends a 3.0-V nominal battery voltage when connecting  $V_{\text{CCBAT}}$  to a battery for volatile key backup. If you do not use the volatile security key, you may connect the  $V_{\text{CCBAT}}$  to either GND or a 3.0-V power supply.
- (3)  $V_{\text{CCPD}}$  must be 2.5-V for I/O banks with 2.5-V and lower  $V_{\text{CCIO}}$ , 3.0-V for 3.0-V  $V_{\text{CCIO}}$ , and 3.3-V for 3.3-V  $V_{\text{CCIO}}$ .
- (4)  $V_{\text{CCIO}}$  for 3C and 8C I/O banks where the configuration pins reside only supports 3.3-, 3.0-, 2.5-, or 1.8-V voltage levels.

Table 1-6 lists the recommended operating conditions for Arria II GZ devices.

**Table 1-6. Recommended Operating Conditions for Arria II GZ Devices (Note 6) (Part 1 of 2)**

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
$V_{\text{CC}}$	Core voltage and periphery circuitry power supply	—	0.87	0.90	0.93	V
$V_{\text{CCCB}}$	Supplies power for the configuration RAM bits	—	1.45	1.50	1.55	V
$V_{\text{CCAUX}}$	Auxiliary supply	—	2.375	2.5	2.625	V
$V_{\text{CCPD}}$ (2)	I/O pre-driver (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O pre-driver (2.5 V) power supply	—	2.375	2.5	2.625	V
$V_{\text{CCIO}}$	I/O buffers (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	—	2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply	—	1.71	1.8	1.89	V
	I/O buffers (1.5 V) power supply	—	1.425	1.5	1.575	V
	I/O buffers (1.2 V) power supply	—	1.14	1.2	1.26	V
$V_{\text{CCPGM}}$	Configuration pins (3.0 V) power supply	—	2.85	3.0	3.15	V
	Configuration pins (2.5 V) power supply	—	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	—	1.71	1.8	1.89	V
$V_{\text{CCA\_PLL}}$	PLL analog voltage regulator power supply	—	2.375	2.5	2.625	V
$V_{\text{CCD\_PLL}}$	PLL digital voltage regulator power supply	—	0.87	0.90	0.93	V
$V_{\text{CC\_CLKIN}}$	Differential clock input power supply	—	2.375	2.5	2.625	V
$V_{\text{CCBAT}}$ (1)	Battery back-up power supply (For design security volatile key register)	—	1.2	—	3.3	V
$V_{\text{I}}$	DC input voltage	—	-0.5	—	3.6	V
$V_{\text{O}}$	Output voltage	—	0	—	$V_{\text{CCIO}}$	V
$V_{\text{CCA\_L}}$	Transceiver high voltage power (left side)	—	2.85/2.375	3.0/2.5 (4)	3.15/2.625	V
$V_{\text{CCA\_R}}$	Transceiver high voltage power (right side)					
$V_{\text{CCHIP\_L}}$	Transceiver HIP digital power (left side)	—	0.87	0.9	0.93	V
$V_{\text{CCR\_L}}$	Receiver power (left side)	—	1.05	1.1	1.15	V
$V_{\text{CCR\_R}}$	Receiver power (right side)	—	1.05	1.1	1.15	V
$V_{\text{CCT\_L}}$	Transmitter power (left side)	—	1.05	1.1	1.15	V
$V_{\text{CCT\_R}}$	Transmitter power (right side)	—	1.05	1.1	1.15	V

Table 1-10 lists the bus hold specifications for Arria II GZ devices.

**Table 1-10. Bus Hold Parameters for Arria II GZ Devices**

Parameter	Symbol	Cond.	$V_{CCIO}$ (V)										Unit
			1.2		1.5		1.8		2.5		3.0		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold Low sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL}$ (max.)	22.5	—	25.0	—	30.0	—	50.0	—	70.0	—	$\mu A$
Bus-hold High sustaining current	$I_{SUSH}$	$V_{IN} < V_{IH}$ (min.)	-22.5	—	-25.0	—	-30.0	—	-50.0	—	-70.0	—	$\mu A$
Bus-hold Low overdrive current	$I_{ODL}$	$0V < V_{IN} < V_{CCIO}$	—	120	—	160	—	200	—	300	—	500	$\mu A$
Bus-hold High overdrive current	$I_{ODH}$	$0V < V_{IN} < V_{CCIO}$	—	-120	—	-160	—	-200	—	-300	—	-500	$\mu A$
Bus-hold trip point	$V_{TRIP}$	—	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

**OCT Specifications**

Table 1-11 lists the Arria II GX device and differential OCT with and without calibration accuracy.

**Table 1-11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 1 of 2)**

Symbol	Description	Conditions (V)	Calibration Accuracy		Unit
			Commercial	Industrial	
25- $\Omega$ $R_S$ 3.0, 2.5	25- $\Omega$ series OCT without calibration	$V_{CCIO} = 3.0, 2.5$	$\pm 30$	$\pm 40$	%
50- $\Omega$ $R_S$ 3.0, 2.5	50- $\Omega$ series OCT without calibration	$V_{CCIO} = 3.0, 2.5$	$\pm 30$	$\pm 40$	%
25- $\Omega$ $R_S$ 1.8	25- $\Omega$ series OCT without calibration	$V_{CCIO} = 1.8$	$\pm 40$	$\pm 50$	%
50- $\Omega$ $R_S$ 1.8	50- $\Omega$ series OCT without calibration	$V_{CCIO} = 1.8$	$\pm 40$	$\pm 50$	%
25- $\Omega$ $R_S$ 1.5, 1.2	25- $\Omega$ series OCT without calibration	$V_{CCIO} = 1.5, 1.2$	$\pm 50$	$\pm 50$	%
50- $\Omega$ $R_S$ 1.5, 1.2	50- $\Omega$ series OCT without calibration	$V_{CCIO} = 1.5, 1.2$	$\pm 50$	$\pm 50$	%
25- $\Omega$ $R_S$ 3.0, 2.5, 1.8, 1.5, 1.2	25- $\Omega$ series OCT with calibration	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2$	$\pm 10$	$\pm 10$	%

**Table 1-11. OCT With and Without Calibration Specification for Arria II GX Device I/Os (Note 1) (Part 2 of 2)**

Symbol	Description	Conditions (V)	Calibration Accuracy		Unit
			Commercial	Industrial	
50-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2	50-Ω series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	%
100-Ω R <sub>D</sub> 2.5	100-Ω differential OCT without calibration	V <sub>CCIO</sub> = 2.5	± 30	± 30	%

**Note to Table 1-11:**

(1) OCT with calibration accuracy is valid at the time of calibration only.

Table 1-12 lists the OCT termination calibration accuracy specifications for Arria II GZ devices.

**Table 1-12. OCT with Calibration Accuracy Specifications for Arria II GZ Devices (Note 1)**

Symbol	Description	Conditions (V)	Calibration Accuracy			Unit
			C2	C3,I3	C4,I4	
25-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2 (2)	25-Ω series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 8	± 8	± 8	%
50-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2	50-Ω internal series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 8	± 8	± 8	%
50-Ω R <sub>T</sub> 2.5, 1.8, 1.5, 1.2	50-Ω internal parallel OCT with calibration	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2	± 10	± 10	± 10	%
20-Ω, 40-Ω, and 60-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2 (3)	20-Ω, 40-Ω and 60-Ω R <sub>S</sub> expanded range for internal series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	± 10	%
25-Ω R <sub>S_left_shift</sub> 3.0, 2.5, 1.8, 1.5, 1.2	25-Ω R <sub>S_left_shift</sub> internal left shift series OCT with calibration	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2	± 10	± 10	± 10	%

**Notes to Table 1-12:**

- (1) OCT calibration accuracy is valid at the time of calibration only.
- (2) 25-Ω R<sub>S</sub> is not supported for 1.5 V and 1.2 V in Row I/O.
- (3) 20-Ω R<sub>S</sub> is not supported for 1.5 V and 1.2 V in Row I/O.

Table 1-19 lists the weak pull-up resistor values for Arria II GZ devices.

**Table 1-19. Internal Weak Pull-Up Resistor for Arria II GZ Devices** (Note 1), (2)

Symbol	Description	Conditions	Min	Typ	Max	Unit
R <sub>PU</sub>	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled.	V <sub>CCIO</sub> = 3.0 V ±5% (3)	—	25	—	kΩ
		V <sub>CCIO</sub> = 2.5 V ±5% (3)	—	25	—	kΩ
		V <sub>CCIO</sub> = 1.8 V ±5% (3)	—	25	—	kΩ
		V <sub>CCIO</sub> = 1.5 V ±5% (3)	—	25	—	kΩ
		V <sub>CCIO</sub> = 1.2 V ±5% (3)	—	25	—	kΩ

**Notes to Table 1-19:**

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
- (2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 kΩ.
- (3) Pin pull-up resistance values may be lower if an external source drives the pin higher than V<sub>CCIO</sub>.

### Hot Socketing

Table 1-20 lists the hot-socketing specification for Arria II GX and GZ devices.

**Table 1-20. Hot Socketing Specifications for Arria II Devices**

Symbol	Description	Maximum
I <sub>IOPIN(DC)</sub>	DC current per I/O pin	300 μA
I <sub>IOPIN(AC)</sub>	AC current per I/O pin	8 mA (1)
I <sub>XCVRTX(DC)</sub>	DC current per transceiver TX pin	100 mA
I <sub>XCVRRX(DC)</sub>	DC current per transceiver RX pin	50 mA

**Note to Table 1-20:**

- (1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |I<sub>IOPIN</sub>| = C dv/dt, in which “C” is I/O pin capacitance and “dv/dt” is slew rate.

### Schmitt Trigger Input

The Arria II GX device supports Schmitt trigger input on the TDI, TMS, TCK, nSTATUS, nCONFIG, nCE, CONF\_DONE, and DCLK pins. A Schmitt trigger feature introduces hysteresis to the input signal for improved noise immunity, especially for signals with slow edge rates.

Table 1-21 lists the hysteresis specifications across the supported V<sub>CCIO</sub> range for Schmitt trigger inputs in Arria II GX devices.

**Table 1-21. Schmitt Trigger Input Hysteresis Specifications for Arria II GX Devices**

Symbol	Description	Condition (V)	Minimum	Unit
V <sub>Schmitt</sub>	Hysteresis for Schmitt trigger input	V <sub>CCIO</sub> = 3.3	220	mV
		V <sub>CCIO</sub> = 2.5	180	mV
		V <sub>CCIO</sub> = 1.8	110	mV
		V <sub>CCIO</sub> = 1.5	70	mV

**Table 1-34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 3 of 7)**

Symbol/ Description	Condition	I3			C4			C5 and I5			C6			Unit
		Min	Typ	Max										
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	—	—	125	—	—	125	—	MHz
reconfig_clk clock frequency	Dynamic reconfig. clock frequency	2.5/ 37.5 (4)	—	50	MHz									
Delta time between reconfig_clks (5)	—	—	—	2	—	—	2	—	—	2	—	—	2	ms
Transceiver block minimum power-down pulse width	—	—	1	—	—	1	—	—	1	—	—	1	—	μs
<b>Receiver</b>														
Supported I/O Standards	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, 2.5-V PCML, LVPECL, and LVDS													
Data rate (13)	—	600	—	6375	600	—	3750	600	—	3750	600	—	3125	Mbps
Absolute V <sub>MAX</sub> for a receiver pin (6)	—	—	—	1.5	—	—	1.5	—	—	1.5	—	—	1.5	V
Absolute V <sub>MIN</sub> for a receiver pin	—	-0.4	—	—	-0.4	—	—	-0.4	—	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p)	V <sub>ICM</sub> = 0.82 V setting	—	—	2.7	—	—	2.7	—	—	2.7	—	—	2.7	V
	V <sub>ICM</sub> = 1.1 V setting (7)	—	—	1.6	—	—	1.6	—	—	1.6	—	—	1.6	V

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 4 of 7)**

Symbol/ Description	Condition	I3			C4			C5 and I5			C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Minimum peak-to-peak differential input voltage $V_{ID}$ (diff p-p)	—	100	—	—	100	—	—	100	—	—	100	—	—	mV
$V_{ICM}$	$V_{ICM} = 0.82$ V setting	—	820	—	—	820	—	—	820	—	—	820	—	mV
	$V_{ICM} = 1.1$ V setting (7)	—	1100	—	—	1100	—	—	1100	—	—	1100	—	mV
Differential on-chip termination resistors	100- $\Omega$ setting	—	100	—	—	100	—	—	100	—	—	100	—	$\Omega$
Return loss differential mode	PCIe	50 MHz to 1.25 GHz: -10dB												
	XAUI	100 MHz to 2.5 GHz: -10dB												
Return loss common mode	PCIe	50 MHz to 1.25 GHz: -6dB												
	XAUI	100 MHz to 2.5 GHz: -6dB												
Programmable PPM detector (8)	—	$\pm 62.5, 100, 125, 200, 250, 300, 500, 1000$												ppm
Run length	—	—	80	—	—	80	—	—	80	—	—	80	—	UI
Programmable equalization	—	—	—	7	—	—	7	—	—	7	—	—	7	dB
Signal detect/loss threshold	PCIe Mode	65	—	175	65	—	175	65	—	175	65	—	175	mV
CDR LTR time (9)	—	—	—	75	—	—	75	—	—	75	—	—	75	$\mu$ s
CDR minimum T1b (10)	—	15	—	—	15	—	—	15	—	—	15	—	—	$\mu$ s

**Table 1–34. Transceiver Specifications for Arria II GX Devices (Note 1) (Part 5 of 7)**

Symbol/ Description	Condition	I3			C4			C5 and I5			C6			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
LTD lock time (11)	—	0	100	4000	0	100	4000	0	100	4000	0	100	4000	ns
Data lock time from rx_ freqlocked (12)	—	—	—	4000	—	—	4000	—	—	4000	—	—	4000	ns
Programmable DC gain	DC Gain Setting = 0	—	0	—	—	0	—	—	0	—	—	0	—	dB
	DC Gain Setting = 1	—	3	—	—	3	—	—	3	—	—	3	—	dB
	DC Gain Setting = 2	—	6	—	—	6	—	—	6	—	—	6	—	dB
<b>Transmitter</b>														
Supported I/O Standards	1.5-V PCML													
Data rate	—	600	—	6375	600	—	3750	600	—	3750	600	—	3125	Mbps
V <sub>OCM</sub>	0.65 V setting	—	650	—	—	650	—	—	650	—	—	650	—	mV
Differential on-chip termination resistors	100-Ω setting	—	100	—	—	100	—	—	100	—	—	100	—	Ω
Return loss differential mode	PCIe	50 MHz to 1.25 GHz: -10dB												
	XAUI	312 MHz to 625 MHz: -10dB 625 MHz to 3.125 GHz: -10dB/decade slope												
Return loss common mode	PCIe	50 MHz to 1.25 GHz: -6dB												
Rise time (2)	—	50	—	200	50	—	200	50	—	200	50	—	200	ps
Fall time	—	50	—	200	50	—	200	50	—	200	50	—	200	ps

Table 1-35 lists the transceiver specifications for Arria II GZ devices.

**Table 1-35. Transceiver Specifications for Arria II GZ Devices (Part 1 of 5)**

Symbol/ Description	Conditions	-C3 and -I3 (1)			-C4 and -I4			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>Reference Clock</b>								
Supported I/O Standards	1.2-V PCML, 1.5-V PCML, 2.5-V PCML, Differential LVPECL, LVDS, and HCSL							
Input frequency from REFCLK input pins	—	50	—	697	50	—	637.5	MHz
Phase frequency detector (CMU PLL and receiver CDR)	—	50	—	325	50	—	325	MHz
Absolute $V_{MAX}$ for a REFCLK pin	—	—	—	1.6	—	—	1.6	V
Operational $V_{MAX}$ for a REFCLK pin	—	—	—	1.5	—	—	1.5	V
Absolute $V_{MIN}$ for a REFCLK pin	—	-0.4	—	—	-0.4	—	—	V
Rise/fall time (2)	—	—	—	0.2	—	—	0.2	UI
Duty cycle	—	45	—	55	45	—	55	%
Peak-to-peak differential input voltage	—	200	—	1600	200	—	1600	mV
Spread-spectrum modulating clock frequency	PCIe	30	—	33	30	—	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5%	—	—	0 to -0.5%	—	—
On-chip termination resistors	—	—	100	—	—	100	—	$\Omega$
$V_{ICM}$ (AC coupled)	—	1100 $\pm$ 10%			1100 $\pm$ 10%			mV
$V_{ICM}$ (DC coupled)	HCSL I/O standard for PCIe reference clock	250	—	550	250	—	550	mV
Transmitter REFCLK Phase Noise	10 Hz	—	—	-50	—	—	-50	dBc/Hz
	100 Hz	—	—	-80	—	—	-80	dBc/Hz
	1 KHz	—	—	-110	—	—	-110	dBc/Hz
	10 KHz	—	—	-120	—	—	-120	dBc/Hz
	100 KHz	—	—	-120	—	—	-120	dBc/Hz
	$\geq$ 1 MHz	—	—	-130	—	—	-130	dBc/Hz
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3)	10 KHz to 20 MHz	—	—	3	—	—	3	ps
$R_{REF}$	—	—	2000 $\pm$ 1%	—	—	2000 $\pm$ 1%	—	$\Omega$

**Table 1-35. Transceiver Specifications for Arria II GZ Devices (Part 2 of 5)**

Symbol/ Description	Conditions	-C3 and -I3 (1)			-C4 and -I4			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>Transceiver Clocks</b>								
Calibration block clock frequency (cal_blk_clk)	—	10	—	125	10	—	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	—	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 (4)	—	50	2.5/ 37.5 (4)	—	50	MHz
Delta time between reconfig_clks (5)	—	—	—	2	—	—	2	ms
Transceiver block minimum power-down (gxb_powerdown) pulse width	—	1	—	—	1	—	—	μs
<b>Receiver</b>								
Supported I/O Standards	1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS							
Data rate (16)	—	600	—	6375	600	—	3750	Mbps
Absolute V <sub>MAX</sub> for a receiver pin (6)	—	—	—	1.6	—	—	1.6	V
Operational V <sub>MAX</sub> for a receiver pin	—	—	—	1.5	—	—	1.5	V
Absolute V <sub>MIN</sub> for a receiver pin	—	-0.4	—	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	V <sub>ICM</sub> = 0.82 V setting	—	—	2.7	—	—	2.7	V
	V <sub>ICM</sub> = 1.1 V setting (7)	—	—	1.6	—	—	1.6	V
Minimum differential eye opening at receiver serial input pins (8)	Data Rate = 600 Mbps to 5 Gbps Equalization = 0 DC gain = 0 dB	100	—	—	165	—	—	mV
	Data Rate > 5 Gbps Equalization = 0 DC gain = 0 dB	165	—	—	165	—	—	mV
V <sub>ICM</sub>	V <sub>ICM</sub> = 0.82 V setting	820 ± 10%			820 ± 10%			mV
	V <sub>ICM</sub> = 1.1 V setting (7)	1100 ± 10%			1100 ± 10%			mV

**Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 2 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
Jitter tolerance at 2488.32 Mbps	Jitter frequency = 0.06 KHz Pattern = PRBS15	> 15			> 15			> 15			> 15			UI
	Jitter frequency = 100 KHz Pattern = PRBS15	> 1.5			> 1.5			> 1.5			> 1.5			UI
	Jitter frequency = 1 MHz Pattern = PRBS15	> 0.15			> 0.15			> 0.15			> 0.15			UI
	Jitter frequency = 10 MHz Pattern = PRBS15	> 0.15			> 0.15			> 0.15			> 0.15			UI
<b>XAUI Transmit Jitter Generation (3)</b>														
Total jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.3	—	—	0.3	—	—	0.3	—	—	0.3	UI
Deterministic jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>XAUI Receiver Jitter Tolerance (3)</b>														
Total jitter	—	> 0.65			> 0.65			> 0.65			> 0.65			UI
Deterministic jitter	—	> 0.37			> 0.37			> 0.37			> 0.37			UI
Peak-to-peak jitter	Jitter frequency = 22.1 KHz	> 8.5			> 8.5			> 8.5			> 8.5			UI
Peak-to-peak jitter	Jitter frequency = 1.875 MHz	> 0.1			> 0.1			> 0.1			> 0.1			UI
Peak-to-peak jitter	Jitter frequency = 20 MHz	> 0.1			> 0.1			> 0.1			> 0.1			UI
<b>PCIe Transmit Jitter Generation (4)</b>														
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	—	—	0.25	—	—	0.25	—	—	0.25	—	—	0.25	UI

**Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 6 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
Sinusoidal jitter tolerance (peak-to-peak)	Jitter frequency = 20 KHz Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 1			> 1			> 1			> 1			UI
	Jitter frequency = 100 KHz Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 0.2			> 0.2			> 0.2			> 0.2			UI
	Jitter frequency = 148.5 MHz Data rate = 1.485 Gbps (HD) Pattern = 75% color bar	> 0.2			> 0.2			> 0.2			> 0.2			UI
<b>SATA Transmit Jitter Generation (10)</b>														
Total jitter at 1.5 Gbps (G1)	Compliance pattern	—	—	0.55	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 1.5 Gbps (G1)	Compliance pattern	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 3.0 Gbps (G2)	Compliance pattern	—	—	0.55	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 3.0 Gbps (G2)	Compliance pattern	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 6.0 Gbps (G3)	Compliance pattern	—	—	0.52	—	—	—	—	—	—	—	—	—	UI
Random jitter at 6.0 Gbps (G3)	Compliance pattern	—	—	0.18	—	—	—	—	—	—	—	—	—	UI
<b>SATA Receiver Jitter Tolerance (10)</b>														
Total jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.65			> 0.65			> 0.65			> 0.65			UI
Deterministic jitter tolerance at 1.5 Gbps (G1)	Compliance pattern	> 0.35			> 0.35			> 0.35			> 0.35			UI
SSC modulation frequency at 1.5 Gbps (G1)	Compliance pattern	33			33			33			33			kHz

**Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 7 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
SSC modulation deviation at 1.5 Gbps (G1)	Compliance pattern	5700			5700			5700			5700			ppm
RX differential skew at 1.5 Gbps (G1)	Compliance pattern	80			80			80			80			ps
RX AC common mode voltage at 1.5 Gbps (G1)	Compliance pattern	150			150			150			150			mV
Total jitter tolerance at 3.0 Gbps (G2)	Compliance pattern	> 0.65			> 0.65			> 0.65			> 0.65			UI
Deterministic jitter tolerance at 3.0 Gbps (G2)	Compliance pattern	> 0.35			> 0.35			> 0.35			> 0.35			UI
SSC modulation frequency at 3.0 Gbps (G2)	Compliance pattern	33			33			33			33			kHz
SSC modulation deviation at 3.0 Gbps (G2)	Compliance pattern	5700			5700			5700			5700			ppm
RX differential skew at 3.0 Gbps (G2)	Compliance pattern	75			75			75			75			ps
RX AC common mode voltage at 3.0 Gbps (G2)	Compliance pattern	150			150			150			150			mV
Total jitter tolerance at 6.0 Gbps (G3)	Compliance pattern	> 0.60			> 0.60			> 0.60			> 0.60			UI
Random jitter tolerance at 6.0 Gbps (G3)	Compliance pattern	> 0.18			> 0.18			> 0.18			> 0.18			UI
SSC modulation frequency at 6.0 Gbps (G3)	Compliance pattern	33			33			33			33			kHz
SSC modulation deviation at 6.0 Gbps (G3)	Compliance pattern	5700			5700			5700			5700			ppm
RX differential skew at 6.0 Gbps (G3)	Compliance pattern	30			30			30			30			ps
RX AC common mode voltage at 6.0 Gbps (G3)	Compliance pattern	100			100			100			100			mV

**Table 1-40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 8 of 10)**

Symbol/ Description	Conditions	I3			C4			C5, I5			C6			Unit
		Min	Typ	Max										
<b>CPRI Transmit Jitter Generation (11)</b>														
Total jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.279	—	—	0.279	—	—	0.279	—	—	0.279	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.14	—	—	0.14	—	—	0.14	—	—	0.14	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>CPRI Receiver Jitter Tolerance (11)</b>														
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.66			> 0.66			> 0.66			> 0.66			UI
Deterministic jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.4			> 0.4			> 0.4			> 0.4			UI
Total jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.65			> 0.65			> 0.65			> 0.65			UI
	E.60.LV Pattern = PRBS31	> 0.6			—			—			—			UI
Deterministic jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.37			> 0.37			> 0.37			> 0.37			UI
	E.60.LV Pattern = PRBS31	> 0.45			—			—			—			UI
Combined deterministic and random jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.55			> 0.55			> 0.55			> 0.55			UI
<b>OBSAI Transmit Jitter Generation (12)</b>														
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6 MHz Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	—	—	0.17	UI

**Table 1-53. High-Speed I/O Specifications for Arria II GX Devices (Part 3 of 4)**

Symbol	Conditions	I3		C4		C5,I5		C6		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
$t_{TX\_JITTER}$ (4)	True LVDS with dedicated SERDES (data rate 600–1,250 Mbps)	—	175	—	175	—	225	—	300	ps
	True LVDS with dedicated SERDES (data rate < 600 Mbps)	—	0.105	—	0.105	—	0.135	—	0.18	UI
	True LVDS and emulated LVDS_E_3R with logic elements as SERDES (data rate 600 – 945 Mbps)	—	260	—	260	—	300	—	350	ps
	True LVDS and emulated LVDS_E_3R with logic elements as SERDES (data rate < 600 Mbps)	—	0.16	—	0.16	—	0.18	—	0.21	UI
$t_{TX\_DCD}$	True LVDS and emulated LVDS_E_3R	45	55	45	55	45	55	45	55	%
$t_{RISE}$ and $t_{FALL}$	True LVDS and emulated LVDS_E_3R	—	200	—	200	—	225	—	250	ps
TCCS	True LVDS (5)	—	150	—	150	—	175	—	200	ps
	Emulated LVDS_E_3R	—	200	—	200	—	250	—	300	ps
<b>Receiver (6)</b>										
True differential I/O standards - $f_{HSDRDP}$ (data rate)	SERDES factor J = 3 to 10	150	1250	150	1250	150	1050	150	840	Mbps

**Table 1-54. High-Speed I/O Specifications for Arria II GZ Devices (Note 1), (2), (10) (Part 2 of 3)**

Symbol	Conditions	C3, I3			C4, I4			Unit
		Min	Typ	Max	Min	Typ	Max	
$f_{\text{HCLK\_OUT}}$ (output clock frequency)	—	5	—	717 (7)	5	—	717 (7)	MHz
<b>Transmitter</b>								
$f_{\text{HSDR}}$ (true LVDS output data rate)	SERDES factor, J = 3 to 10 (using dedicated SERDES) (8)	(4)	—	1250	(4)	—	1250	Mbps
	SERDES factor J = 2, (using DDR registers)	(4)	—	(5)	(4)	—	(5)	Mbps
	SERDES factor J = 1, (uses an SDR register)	(4)	—	(5)	(4)	—	(5)	Mbps
$f_{\text{HSDR}}$ (emulated LVDS_E_3R output data rate) (5)	SERDES factor J = 4 to 10	(4)	—	1152	(4)	—	800	Mbps
$f_{\text{HSDR}}$ (emulated LVDS_E_1R output data rate)		(4)	—	200	(4)	—	200	Mbps
$t_{\text{x Jitter}}$	Total jitter for data rate, 600 Mbps to 1.6 Gbps	—	—	160	—	—	160	ps
	Total jitter for data rate, < 600 Mbps	—	—	0.1	—	—	0.1	UI
$t_{\text{x Jitter}}$ - emulated differential I/O standards with three external output resistor network	Total jitter for data rate, 600 Mbps to 1.25 Gbps	—	—	300	—	—	325	ps
	Total jitter for data rate < 600 Mbps	—	—	0.2	—	—	0.25	UI
$t_{\text{x Jitter}}$ - emulated differential I/O standards with one external output resistor network	—	—	—	0.15	—	—	0.15	UI
$t_{\text{DUTY}}$	TX output clock duty cycle for both True and emulated differential I/O standards	45	50	55	45	50	55	%

**Table 1-55. DPA Lock Time Specifications for Arria II Devices (Note 1), (2), (3)**

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions (4)	Maximum
SPI-4	00000000001111111111	2	128	640 data transitions
Parallel Rapid I/O	00001111	2	128	640 data transitions
	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
	01010101	8	32	640 data transitions

**Notes to Table 1-55:**

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in the table applies to both commercial and industrial grade.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 1-5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at a data rate less than 1.25 Gbps and all the Arria II GX devices.

**Figure 1-5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for All Arria II GX Devices and for Arria II GZ Devices at a Data Rate less than 1.25 Gbps**




Figure 1-6 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

**Figure 1-6. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for Arria II GZ Devices at a 1.25 Gbps Data Rate**




Table 1-56 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for Arria II GZ devices at 1.25 Gbps data rate.

**Table 1-56. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for Arria II GZ Devices at 1.25 Gbps Data Rate**

Jitter Frequency (Hz)		Sinusoidal Jitter (UI)
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

## External Memory Interface Specifications

 For the maximum clock rate supported for Arria II GX and GZ device family, refer to the [External Memory Interface Spec Estimator](#) page on the Altera website.

Table 1-57 lists the external memory interface specifications for Arria II GX devices.

**Table 1-57. External Memory Interface Specifications for Arria II GX Devices (Part 1 of 2)**

Frequency Mode	Frequency Range (MHz)			Resolution (°)	DQS Delay Buffer Mode (1)	Number of Delay Chains
	C4	I3, C5, I5	C6			
0	90-140	90-130	90-110	22.5	Low	16
1	110-180	110-170	110-150	30	Low	12
2	140-220	140-210	140-180	36	Low	10
3	170-270	170-260	170-220	45	Low	8
4	220-340	220-310	220-270	30	High	12

**Table 1-57. External Memory Interface Specifications for Arria II GX Devices (Part 2 of 2)**

Frequency Mode	Frequency Range (MHz)			Resolution (°)	DQS Delay Buffer Mode (1)	Number of Delay Chains
	C4	I3, C5, I5	C6			
5	270-410	270-380	270-320	36	High	10
6	320-450	320-410	320-370	45	High	8

Note to Table 1-57:

(1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1-58 lists the DLL frequency range specifications for Arria II GZ devices.

**Table 1-58. DLL Frequency Range Specifications for Arria II GZ Devices**

Frequency Mode	Frequency Range (MHz)		Available Phase Shift	DQS Delay Buffer Mode (1)	Number of Delay Chains
	-3	-4			
0	90-130	90-120	22.5°, 45°, 67.5°, 90°	Low	16
1	120-170	120-160	30°, 60°, 90°, 120°	Low	12
2	150-210	150-200	36°, 72°, 108°, 144°	Low	10
3	180-260	180-240	45°, 90°, 135°, 180°	Low	8
4	240-320	240-290	30°, 60°, 90°, 120°	High	12
5	290-380	290-360	36°, 72°, 108°, 144°	High	10
6	360-450	360-450	45°, 90°, 135°, 180°	High	8
7	470-630	470-590	60°, 120°, 180°, 240°	High	6

Note to Table 1-58:

(1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1-59 lists the DQS phase offset delay per stage for Arria II GX devices.

**Table 1-59. DQS Phase Offset Delay Per Setting for Arria II GX Devices (Note 1), (2), (3)**

Speed Grade	Min	Max	Unit
C4	7.0	13.0	ps
I3, C5, I5	7.0	15.0	ps
C6	8.5	18.0	ps

Notes to Table 1-59:

- (1) The valid settings for phase offset are -64 to +63 for frequency modes 0 to 3 and -32 to +31 for frequency modes 4 to 5.
- (2) The typical value equals the average of the minimum and maximum values.
- (3) The delay settings are linear.

# Glossary

Table 1-68 lists the glossary for this chapter.

Table 1-68. Glossary (Part 1 of 4)





Letter	Subject	Definitions		
<p>A, B, C, D</p>	<p>Differential I/O Standards</p>	<p><i>Receiver Input Waveforms</i></p>  <p><i>Transmitter Output Waveforms</i></p> 		
		<p>E,</p>	<p><math>f_{HSCLK}</math></p>	<p>Left/Right PLL input clock frequency.</p>
		<p>F</p>	<p><math>f_{HSDR}</math></p>	<p>High-speed I/O block: Maximum/minimum LVDS data transfer rate (<math>f_{HSDR} = 1/TUI</math>), non-DPA.</p>
			<p><math>f_{HS DRDPA}</math></p>	<p>High-speed I/O block: Maximum/minimum LVDS data transfer rate (<math>f_{HS DRDPA} = 1/TUI</math>), DPA.</p>

Table 1-68. Glossary (Part 2 of 4)

Letter	Subject	Definitions
G, H, I, J	J	<p>High-speed I/O block: Deserialization factor (width of parallel data bus).</p> <p>JTAG Timing Specifications:</p> 
	JTAG Timing Specifications	
K, L, M, N, O, P	PLL Specifications	<p>PLL Specification parameters:</p> <p><b>Diagram of PLL Specifications (1)</b></p>  <p><b>Notes:</b></p> <p>(1) CoreClock can only be fed by dedicated clock input pins or PLL outputs.</p> <p>(2) This is the VCO post-scale counter K.</p>
	PLL Specifications	
Q, R	$R_L$	Receiver differential input discrete resistor (external to the Arria II device).